


Enrico Caruso 14
Muxless/UMA Schematics Document
Sandy Bridge
Intel PCH
2011-04-07
REV : A00


DY : None Installed
UMA: UMA ONLY installed
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
DIS: MUXLESS solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
HDMI: For HDMI config stuff.
DIS_CRT: Pure DIS install

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Cover Page		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 1	of 105

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard



Project code: 91.4IU01.001
PCB P/N : 48.4IU16.0SC
Revision : 10315-SC

SYSTEM DC/DC APL5916 48		CPU DC/DC VT1316+1314 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51218 45		SYSTEM DC/DC TPS51125 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
SYSTEM DC/DC TPS51216R 46		SYSTEM DC/DC TPS51216R 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	1D5V_VTT
GFX DC/DC VT1316+1317 44		VGA RT8208B 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	DCBATOUT	VGA_CORE
TI CHARGER BQ24707 40		SYSTEM DC/DC APW7153B 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC G9731 93		SYSTEM DC/DC G9731 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
Switches			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
PCB LAYER			
L1: Top	L4: Signal	L2: GND	L5: VCC
L3: Signal	L6: Bottom		

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet: 2 of 105	

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k - 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
ACTIVE IN			
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USB_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BP+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	N/A

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X


SMBus ADDRESSES

I ² C / SMBus Addresses	HURON RIVER ORB		
	Device	Ref Des	Address Hex Bus
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

PCIE Routing

LANE1	X
LANE2	LAN
LANE3	X
LANE4	Wireless
LANE5	X
LANE6	X
LANE7	X
LANE8	X

DN15ATI Whistler

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Table of Content					
Size A3	Document Number				Rev
Enrico Caruso 14					A00
Date:	Wednesday, April 13, 2011		Sheet	3	of 106

SSID = CPU

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Lane reversal does not apply to FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k pull-Up resistor on the motherboard.



Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOPMO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect
PEG Static Lane Reversal

SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771


Dell Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 4 of 105

SSID = CPU



Connect EC to PROCHOT# through inverting OD buffer.


X01-0127 Add C504 for noise couple.

18,27,31,65,71,83 PLT_RST#

Buffered reset to CPU

18,27,31,65,71,83 PLT_RST#

A




SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771

Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.


Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.

11/16 remove TP for layout space

12/6 swap net for layout



19 XDP_DBRESET# <<< XDP_DBRESET# 1 R516 10KR2J-3-GP




<Core Design>



Title CPU (THERMAL/CLOCK/PM)		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 5	of 105

SSID = CPU



SANDY
62.10055.421
2nd = 62.10040.771

SANDY
62.10055.421
2nd = 62.10040.771

DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**



Date: Wednesday, April 13, 2011 Sheet 6 of 105

SSID = CPU

11/17 remove TP715




20 mils




SANDY SKT-BGA989C470395-1H180
62.10055.421
 2nd = 62.10040.771


RESERVED



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

DN15ATI Whistler




Title CPU (RESERVED)		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 7	of 105


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A




VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top




No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.



11/16 follow DN13 to meet schematic check list



PROCESSOR CORE POWER
53A 11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

- 11/4 add Caps to 28 location as vendor recommend.
- X01-0127 Stuff C812, C822, C831, C834 for VCC core noise issue.
- X01-0217 Stuff C801=22uF change C817 to 22uF

SANDY
 62.10055.421
 2nd = 62.10040.771

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_CORE)**


Size: Custom	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet: 8	of: 105

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

VCC_GFXCORE




12/28 Yellow mark for OPI

POWER



Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF

SANDY
 62.10055.421
 2nd = 62.10040.771

SENSE LINES
 VAXG_SENSE AK35
 VSSAXG_SENSE AK34

VREF
 SM_VREF AL1

DDR3 -1.5V RAILS
 VDDQ AF7
 VDDQ AF4
 VDDQ AF1
 VDDQ AC7
 VDDQ AC4
 VDDQ AC1
 VDDQ Y7
 VDDQ Y4
 VDDQ U7
 VDDQ U4
 VDDQ U1
 VDDQ P7
 VDDQ P4
 VDDQ P1

SA RAIL
 VCCSA M27
 VCCSA M26
 VCCSA L26
 VCCSA J26
 VCCSA J25
 VCCSA J24
 VCCSA H26
 VCCSA H25


MISC
 VCCSA_SENSE H23
 FC_C22
 VCCSA_VID1 C22

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width




Routing Guideline:
 Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.



12/28 Yellow mark for OPI

VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF

PROCESSOR VCCSA: 6A




VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

11/16 Follow Annie team's schematic by power solution



R910 close to pin H23.

VCCSA_SEL 48



11/ 17 dummy RN901

<Core Design>



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 9 of 105

SSID = CPU



DN15ATI Whistler



Title CPU (VSS)		
Size A3	Document Number ENRICO CARUSO 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 10	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 12 of 105


(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 13	of 105

SSID = MEMORY



DN15AT1 Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **DDR3-SODIMM2**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**




Date: Wednesday, April 13, 2011 Sheet 14 of 105

SSID = MEMORY


11/ 17 Change Smbus address note

Note:
SO-DIMMB SPD Address is 0xA0
SO-DIMMB TS Address is 0x30

SO-DIMMB is placed farther from the Processor than SO-DIMMA



X02-0303 change 0R to short pad




Place these caps close to VTT1 and VTT2.

- 12/7 Change DM1 to 62.10024.D51
- 12/9 Change DM1 to 62.10017.K11
- 12/17 Change DM1 to 62.10017.N11
- 12/21 Change DM1 to 62.10017.Q41
- 12/22 Change DM1 to 62.10024.D91
- 12/22 Change DM1 to 62.10024.D51

Note:
The symbol DM1 is change value and PN only.

H = 9.2mm
DDR3-204P-128-GP
62.10024.D51



DN15AT1 Whistler




Title DDR3-SODIMM1		
Size Custom	Document Number Enrico Caruso 14	Rev A00
Date Wednesday, April 13, 2011	Sheet 15	of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 16 of 105




L_DDC_DATA(PAGE17):
 This signal is on the LVDS interface.
 This signal needs to be left NC if eDP is
 used for the local flat panel display

Place near PCH

X02-0303 change 0R to short pad

Close to PCH side



Notes:
 1K 0.5% 0402.
 CHIP RES 1K D 1/16W 0402



P/N: ND27V

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA


SSID = PCH

12/2 Net swap for layout






Alt6 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = Alt6 swap override/Top-Block Swap Override enabled High = Default
-----------	--






BOOT BIOS Strap

GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)




X02-0311 dummy R1804



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW
H_SNB_IVB#	Set to Vcc when HIGH



Danbury Technology:
Disabled when Low.
Enable when High.

USB Ext. port 1 (HS)
External debug port use on Huron river platform


USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

12/1 Swap net for layout
11/11 change to RN1802 to meet schematic check result.



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**


Date: Wednesday, April 13, 2011 Sheet 18 of 105

SSID = PCH

Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




P/N: ND27V




PCIE_WAKE#
 CRB : 1K
 CEKLT: 10K

Deep S4/S5 Supported

Deep S4/S5 Not Supported



- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as "no connect"
 - 4.SUSWARN# used as SUSPWDNACK/GPIO30









DSOWDREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



<Core Design>



SSID = PCH



Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
 Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
 if more than 2 PCI clocks + PCI loopback are routed.

11/18 Del VGA 27M and change to TP2007



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI-E/SMBUS/CLOCK/CL)



Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 20 of 105



SSID = PCH





X01-0208 Add RN2101, R2127 for LPC EA result
X01-0210 change RN2101 to RN2104 RN2105



Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.






11/2 Merge R2122 into Q2101



11/1 Add R2111 for EMI request
11/ 17 change R2111 from 33ohm to 0ohm and change to ER2111

HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



12/6 Separate RN2103 to R2125 and R2126

11/11 Remove RN2104 and FP_DET#


<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH (SPI/RTC/LPC/SATA/IHDA)**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet 21 of 105


SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218




GPIO27 has a weak[20K] internal pull up. To enable on-die PLL Voltage regulator, should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO






11/11 Remove DBC_EN X01-0211 swap DGPU_HPD_INTR#, EC_SMI# for layout.

12/1 Add R2224 pull high 11/15 Remove Rn2204




11/ 17 Dummy R2201 because GPIO15 internal PH

X02-0303 change 0R to short pad



NCTF TEST PIN:
A4, A44, A45, A46, A5, A6, B3, B7, B8, B09, BE1, BE49, BF1, BF49
FC2, BE49, BH3, BH7, B34, B344, B345, B346, B349, B36, C2, C48
D01, D49, E1, E49, F1, F49

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

<Core Design>

21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 22 of 105



SSID = PCH 6A

11/ 17 Add R2301 but dummy it and change L2301 source to 3D3V_DAC_S0

Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop



11/3 Add LDO for CRT DAC power

11/ 17change U2301 Vout power rail and stuff the circuit

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size: A3 | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 23 of 105



SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



SSID = PCH



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: A3	Document Number: ENRICO CARUSO 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet 25 of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Enrico Caruso 14


Rev

A00

Date: **Wednesday, April 13, 2011**

Sheet **26** of **105**

SSID = KBC





PCB VERSION (AD/PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

NOTES:
The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and be connected directly to the LEDs.

MODEL_ID_DET(GPIO#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Reserved	100.0K	10.0K(64.10025.GDL)	3.0V
Reserved	100.0K	20.0K(64.20025.GDL)	2.75V
DV1_0MA WITH HDM1	100.0K	33.0K	2.48V
DV1_0MA WITHOUT HDM1	100.0K	47.0K(64.47025.GDL)	2.24V
DV1_4_0MA WITH HDM1	100.0K	64.9K(64.64925.GDL)	2.0V
DV1_4_0MA WITHOUT HDM1	100.0K	76.8K(64.76825.GDL)	1.87V
DV1_4_D01S120R WITH HDM1	100.0K	100.0K(64.10035.GDL)	1.65V
DV1_4_D01S120R WITHOUT HDM1	100.0K	143.0K(64.14335.L0L)	1.358V
DV1_4_D01S150 WITH HDM1	100.0K	174.0K(74.17435.GDL)	1.204V
DV1_4_D01S150 WITHOUT HDM1	100.0K	215.0K(64.21535.GDL)	1.048V

Notes:
The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil








SSID = Thermal

Thermal sensor P2800



Fan controller P2793

- Option 1: OTZ=95°C → ADJ=3.3V
- Option 2: OTZ=85°C → ADJ=Floating
- Option 3: OTZ=90°C → ADJ=GND

	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low (<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm



VGA Thermal sensor P2800




DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800/Fan Controller P2793**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 28 of 105

SSID = AUDIO



11/ 17 change R2930 to 0ohm and part reference change to ER2930

11/1 Add R2930 for EMI

11/ 17 Del C2925

Vendor recommend

X02-0314 change 0R to short pad

11/16 Change C2919 to 0402 package

Close to Pin13

Close to Pin14

Azalia I/F EMI

AUD_PC_BEEP
Trace width > 15 mils

MIC IN

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec 92HD87B1**

Size A3	Document Number	Rev A00
Date: Wednesday, April 13, 2011		Sheet 29 of 105

Enrico Caruso 14


(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 30 of 105

LAN CHIP



11/18 change L3101 to slime type

60 mils

40 mils


X02-0303 change 0R to short pad

X02-0311 add circuit to prevent leakage.
X02-0314 SWAP net


11/19 add R3131 for KBC code test

A00-0320
Change R3118 for LOM power sequence




X01-0211 add C3122 for soft-sart



11/29 change X3101 to 82.30020.D41
X01-0217 change C3102, C3103 to 15pF



11/2 change LAN_REQ# circuit to prevent leakage.
X02-0302 Dummy PCIE_CLK_LAN_REQ# circuit




DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Reserved**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet: 31	of 105

SSID = SDIO



11/1 Add R3210, C3210 for EMI



X02-0311 stuff TR3201 and change symbol to 68.00201.141
 A00-0324 change TR6102 to TR3201
 A00-0406 remove R3206, R3207 PAD

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 33 of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 34	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Enrico Caruso 14



Rev
A00

Date: Wednesday, April 13, 2011


Sheet 35 of 105

SSID = Reset.Suspend

20101206 X02:
Add Q3603 for RTC power sequence.



ROSA Run Power



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**



Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 36 of 105


**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**




**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 200mV and the edge must be monotonic

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **S3 Reduction Circuit**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**



Date: Wednesday, April 13, 2011 Sheet 37 of 105

SSID = PWR.Support

DCin CONN

Modify 0923


X02-0314 Del short pad PAD1 to prevent system burn.



X02-0309 Change AFTP to follow DV14 AMD

12/2 change PD3801 to 83.P6SBM.DAG(CHENMKO)

11/25




<Core Design>




Title DCIN Jack		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 38	of 105

SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT CONN**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011 Sheet 39 of 105		

SSID = Charger

X01-0217 change PU4002, PU4003 to 84.04407.G37

EE need pull high and net name

0802 Rename H_PROCHOT#

27.42 H_PROCHOT#

A00-0412 stuff PQ4005

A00-0412 Change PR4029 to 54.9K

AD_IA_HW 27

A00-0412 Change PR4027 to 19.6K

AD_IA_HW2 27

EC code only BQ24707


ROSA		
Adapter Type	PR4023	
65W	24K	
90W	33.2K	
130W	59K	

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

EE need check pull high

PR4034 can dummy if you use external 10mW

X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24707**

Size: Document Number
Custom: **Enrico Caruso 14**

Date: Wednesday, April 13, 2011 Sheet 40 of 105

SSID = PWR.Plane.Regulator_3p3v5v



Design Current = 4.5A
7A<OCP< 8.4A

Design Current = 16A
25.1A<OCP< 29.3A

Close to VFB Pin (pin5)

X02-0310 stuff PC4120

12/20 change PC4126 to 78.47520.51L

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2U PCMC0637-2R2MN Cynotec 18mohm/20mohm Isat =10Arms 68.2R210.20B
 O/P cap: 320U6.3V M6.3*5.7 15mohm 3.16Arms Matsuki/77.53371.04L
 H/S: S1S412DN / 24mohm/30mohm@4.5Vgs / 84.00412.037
 L/S: S17716ADN / 13.5mohm/16.5mohm@4.5Vgs / 84.07716.037

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50UH PCMC1047-1R5 Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 220U 6.3V PS1V0J227M 25mohm 2.236Arms NEC TOKIN/77.02271.00I
 H/S, L/S: FDMS3604S / 7.5mohm/9.8mohm@4.5Vgs, 2.6mohm/3.2mohm@4.5Vgs / 84.03604.037

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


ENO	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

PS51125:


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

PS205B:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



SSID = CPU.Regulator




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1316+1314 CPU CORE(1/3)**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet: 42	of: 105


X01-0217 change PR4202, PR4213, PR4230
PR4247 to 7.5K (F)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title VT1316+1314 CPU CORE(2/3)	
Size A3	Document Number	Rev A00	
Date: Wednesday, April 13, 2011	Sheet 43 of 105		Enrico Caruso 14

X01-0217 change PR4402& PR4406 to 4.12K(F)



<Core Design>



Title		
VT1316+1317_AXG_CORE(3/3)		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 44 of 105

TPS51218 for 1D05V

84.00172.037
 BSZ115N03MSC
 Id=20A, Qg=9.8nC,
 Rds(on)=8.9 mOhm

84.00460.037
 SiR460DP-T1-GE3
 Id=40A, Qg=16.8nC,
 Rds(on)=4.7-6.1 mOhm

Design Current = 14.375A
 22.6A < OCP < 26.7A

79.33719.L01

$$V_{out} = 0.704V * (R1 + R2) / R2$$


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50UH PCMC104T Cyntec 3.8mOhm/4.2mOhm Isat =33Arms 68.1R510.10J
 O/P cap: 330U2V EEFSX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
 H/S: SiR172DP / 10.3mOhm/12.4mOhm@4.5Vgs/ 84.00172.037
 L/S: SiR460DP / 0.49mOhm/0.61mOhm@4.5Vgs/ 84.00460.037

<Core Design>



Title			TPS51218 +1.05V VTT		
Size	Document Number	Rev			
A3	Enrico Caruso 14	A00			
Date:	Wednesday, April 13, 2011	Sheet	45	of	105

SSID = PWR.Plane.Regulator_1p5v0p75v



84.00172.037
BSZ115N03MSC
Id=20A, Qg=9.8nC,
Rdson=8.9 mohm

Design Current = 16.34A
25.7A<OCP< 30.3A

68.6R6810.20G
Id=22~39A
DCR=2.4~2.7mohm
Size=10X11.5X4

Change part reference name 11/26
X01-0209 PT4603
UMA-->220uF
DIS-->470uF

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	PR4608	Frequency	Discharge Mode
11/10	200k ohm	400kHz	Tracking Discharge
	100k ohm	300kHz	
	68k ohm	300kHz	Non-tracking Discharge
	47k ohm	400kHz	

I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68UH PCMC104T-R68MN Cynotec 2.4mohm/2.7mohm Isat =39Arms 68.6R6810.20G
O/P cap: 220U2V EEFXC0D221R 15mOhm 2.7Arm/Panasonic/79.22719.20L
H/S,L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51216 +1.5V SUS**



Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 46 of 105


SSID = PWR.Plane.Regulator_1p8v

+1.8V_RUN
Design current = 1.015A

APW7153B for 1D8V_S0 DIS



$V_o = 0.8 * (1 + (R1/R2))$



APL5930 for 1D8V_S0 UMA

$V_{out} = 0.8V * (R1+R2) / R2$

I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cyntec 14mohm/15mohm Isat =18Arms 68.1R510.10K

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **APW7153B +1.8V_RUN**

Size A3	Document Number	Rev
	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011 Sheet 47 of 105

APL5916 for VCCSA




Iomax=6A
 OCP>9A
 VCCSA=0.9V



42 D85V_PWRGD <<<
 37.4 1.05VTT_PWRGD >>>
 X01-0209 dummy PC4809 for BBU result

$V_{out} = 0.8 * (1 + R1/R2)$


SSID = VIDEO





X02-0309 change AFTP to follow DV14 AMD



11/17 move RN1703 from P17 to P49 and change part reference




Close to LVDS connector



SSID = Inverter


INVERTER POWER



SSID = VIDEO

LCD POWER

11/15 change LCDVDD source from S0 to S5



12/9 BOM merge





<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
LCD Connector			
File	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date: Wednesday, April 13, 2011	Sheet 49	of 105	

SSID = VIDEO


11/ 17 Add RN5012 for SMBus pull high
 X01: change RN5012 from 0R to 2.2KR

11/3 Add RN5010 for CRT SMBus
 X02-0303 change 0R to short pad





AFTP501	1	5V_CRT_S0
AFTP502	1	DDC_DATA_CON
AFTP503	1	DDC_CLK_CON
AFTP504	1	CRT_R
AFTP505	1	CRT_G
AFTP506	1	CRT_B
AFTP507	1	JVGVA_HS
AFTP508	1	JVGVA_VS

11/29 change CRT1 to 20.20927.015




5V Tolerance




Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.






11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.
 11/ 17 Remove R5001



Hsync & Vsync level shift



CLOSE TO TRANSFORMER

DN15ATI Whistler

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **CRT Connector**


Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 50 of 105


SSID = VIDEO

HDMI Level Shifter & CONNECTOR



HDMI CONN




A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



11/19 change net Q5103_G to 5V_S0




HDMI DISCRETE/ UMA Co-lay



11/18 change RN5117 BOM control property to HDMI

17_PCH_HDMI_CLK <<<< RN5117 3
17_PCH_HDMI_DATA <<<< 0R4P2R-PAD

X02-0303 change 0R to short pad



11/16 Del RN5112~5115 for no need to reserve for VGA

Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size A3	Document Number	Rev
	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 51	of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 52 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LVDS_Switch		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		
Sheet 53 of 105		

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 54	of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler




Title		
ITP/Fan Connector		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 55	of 105

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0



SATA Zero Power ODD

Current limit
Active High
typ => 2A

<Core Design>



Title HDD/ODD		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 56	of 105

SSID = ESATA

(Blanking)

<Core Design>


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **ESATA**

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011 Sheet 57 of 105

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002



DN15ATI Whistler









Title		
SPEAKER CONN		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 58 of 105

SSID = LOM

LAN Transformer

Giga Main: 68.IH601.301
 Giga 2nd: 68.05009.30A

10/100 Main: 68.HH035.301
 10/100 Main: 68.01284.30A



DN15ATI Whistler

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 59 of 105

SSID = Flash.ROM




SPI FLASH ROM (4M byte) for PCH

11/18 Merge R6003, R6004, R6005 to RN6001

12/6 swap net for layout
X01-0211 swap CS#, WP# for layout

X01: modify CS#, WP#

21.27 SPI_CS0#_R
21.27 SPI_SO_R




W25Q32BVSSIG-1-GP
72.25Q32.A01
2nd = 72.25320.C01
3rd = 72.25032.D01

11/1 Add R6026, R6025 for EMI
X02-0309 Change 0R to short pad


11/18 reserve R6002 for WP# and change
change DO pin pull down to capacity

Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25032.D01	SST	SST25VF032B-80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMW6F

Notes:
The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil




SSID = RBATT




X02-0310 Del RTC AFTP to follow DV14 AMD

11/29 change RTC1 to 20.F1606.002



11/23 add RTC DET circuit



VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.

<Core Design>







DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 60 of 105

SSID = USB



DN15ATI Whistler

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size	Document Number	Rev
	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011 Sheet 61 of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 62 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Bluetooth		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 63 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 64	of 105


SSID = Wireless

Mini Card Connector(802.11a/b/g)



12/22 swap nets for layout

A00-0406 remove TR6501



11/18 change R6507 to close gap
 11/22 change WLAN LED control to KBC
 11/26 Add CARD WLAN_OUT#
 and CARD_WPAN_OUT#

DN15ATI Whistler

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/ITP CONN**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011		
Sheet 65 of 105		

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 66 of 105

(Blanking)


DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 67 of 105


SSID = User.Interface

FRONT POWER LED




11/26 reserve R6813 to avoid LED turn on when Q6801 install

A00-0320 Change resistor for LED brightness



SATA HDD LED (White)




11/26 Add R6810 to avoid LED turn on

Need change to LOW actived from KBC GPIO

11/18 add R6804 R6805 Ohm and dummy Q6807, Q6808

12/3 Change LED part reference to follow standard

Battery LED2 (WHITE_LED)




11/16 Del RN6801 to follow DV15 AMD

X02-0303 change 0R to short pad

WHITE

Battery LED1 (AMBER_LED)




A00-0413 change R6806, R6812, R6801, R6808 to 330ohm

AMBER

Wireless LED

A00-0328 change R6814 to 10KR



11/26 change WLANLED control circuit

11/26 remove R6835


X02-0315 Change R6808 to 499R

WHITE

A00-0316 modify WLED1 circuit for brightness

Place EC6806 near LED2

Power button



20.K0464.004

12/10 change PWRBT1 pin define
12/21 change PWRBT1 to 20.K0464.004

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**

Size: A3 | Document Number: **Enrico Caruso 14** | Rev: **A00**


Date: Wednesday, April 13, 2011 | Sheet: 68 of 105

SSID = KBC




11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit

CAP LED CONTROL




KROW7	1	TP6902	KCOL5	1	TP6910	KCOL0	1	TP6918
KROW6	1	TP6903	KCOL4	1	TP6911	KCOL12	1	TP6919
KROW4	1	TP6904	KCOL7	1	TP6912	KCOL16	1	TP6920
KROW2	1	TP6905	KCOL15	1	TP6913	KCOL15	1	TP6921
KROW5	1	TP6906	KCOL6	1	TP6914	KCOL13	1	TP6922
KROW1	1	TP6907	KCOL8	1	TP6914	KCOL14	1	TP6923
KROW3	1	TP6908	KCOL3	1	TP6915	KCOL9	1	TP6924
KROW0	1	AFTP6909	KCOL1	1	TP6916	KCOL11	1	TP6925
			KCOL2	1	AFTP6917	KCOL10	1	AFTP6926

SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector



X01-0216 exchange C6903& C6904

11/23 change TPAD1 to 20.K0320.004
X01-0208 change TPAD1 to 20.K0464.004
X01-0216 Modify pin define error

<Core Design>





Title		
Key Board/Touch Pad		
Size A3	Document Number	Rev
Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011	Sheet 69	of 105

(Blanking)

DN15ATI Whistler



Title		
Hall Sensor		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 70 of	105



DN15ATI Whistler



Title			Debug connector		
Size	Document Number	Rev			
A3	Enrico Caruso 14	A00			
Date:	Wednesday, April 13, 2011	Sheet	71	of	105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 72 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Enrico Caruso 14



Rev

A00


Date: Wednesday, April 13, 2011

Sheet 73 of 105


SSID = SDIO



0810 Vendor Recommand



For EMI
 11/18 Dummy EC7401, EC7403
 11/20 vendor recommend to reserve 5P
 X01-0216 stuff EC7401~EC7410 for EMI



SSID = ExpressCard

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Express Card			
Size A3	Document Number	Rev	
Enrico Caruso 14		A00	
Date: Wednesday, April 13, 2011		Sheet 75	of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		
Sheet		1
76		of
105		

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 77 of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 78 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Free Fall Sensor		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 79	of 105

(Blanking)

DN15ATI Whistler



Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011		Sheet 80 of 105


(Blanking)

DN15ATI Whistler




Title		
Reserved		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 81 of 105

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
 A00-0320 Change TR8201, TR8202 to 120ohm.
 A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board



12/10 Change pin defien for audio board routing smooth.


12/14 Change IOBD2 to 20.K0429.016 and change pin define.

X02-0309 Del AFTP8201~8210

<Core Design>





SSID = VIDEO



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0: Advertises the PCIe device as 2.5GT/s capable at power on. 1: Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (2.5 6MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1



	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACC	H

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU PCIe/STRAPPING(1/5)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 83 of 105


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPxx_CALR to GND through a 150-ohm resistor.


★ This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except R_MEM_2

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF



P/N: FUPJP



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).

2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15ATI Whistler




DVPDATA [3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-HC11 (900MHz) 128M*16
0011	DDR3 Hynix-H5TQ2G63BFR-11C (900MHz) 128M*16


SSID = VIDEO

LVDS Interface


For Seymour,
DPC_PVSS is DPC_VDD18 2010/06/11
DPC_VDD5 and all DPC_VSSR are DP_VSSR



MEM_ID Control




2010/07/07 Remove TP8517, TP8518, TP8506, TP8519, TP8512
Vendor suggest to reserve test point 09/06




GPIO_6, GPIO_15 PWRCTRL_0, GPIO_16 SSIN, GPIO_20 PWRCTRL_1
Voltage control signals for the core (VDDC and VDDCI).
At Reset, these signals will be inputs with weak internal pull-down resistors.
VDDIO can define all voltage control signals to be either 3.3V or open drain outputs (all signals must be the same type). The output state (high/low) of these signals is programmable for each PowerPlay state.

2010/07/07
Change to RSVD based on DS v3.05













11/18 Del 27M CLK circuit from PCH




2010/07/06
Schematics check list:
A 1-M ohm resistor must be connected between XTALIN and XTALOUT when a crystal is used.




2010/07/06
Schematics check list:
A 1-M ohm resistor must be connected between XTALIN and XTALOUT when a crystal is used.



Clock Input Configuration -GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)
11/2 Stuff X8501, R8502
C8524, C8525
11/29 change X8501 to 82.30034.641




SSID = VIDEO




P/N: FJJP

2010/06/17_1




X02-0302 Add R8605, R8609 PU 5V For lower Rds(on)

X01: modify to DGPU_PWROK



12/16 dummy U9605 and stuff R8601 to follow standard schematic.

2010/07/08



Non-BACO= HIGH BACO = LOW

	PX_EN	8209A_ENDEM_VGA	1D5V_VGA_PWOK_R	PX_EN#	PX_EN##
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.






File: **GPU POWER(4/5)**
 Size: [] Document Number: [] Rev: **A00**
 Date: **WSP05067**, April 13, 2011 Page: **80** of **100**

SSID = VIDEO


Vendor suggest
09/23

LVDS mode (1.8V@440mA DPEF_VDD18)
DP mode (1.8V@300mA DPEF_VDD18)




Vendor suggest
09/23



SSID = VIDEO



X01-0211 change VRAM symbol for layout (larger package)



DN15AT1 Whistler

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size: Custom | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 88 of 105


SSID = VIDEO

Simulation 10/07



Simulation 10/07

12/28 Yellow mark for OPI change

12/28 Yellow mark for OPI change



X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM3,4 (2/4)**

Size: Custom | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 89 of 105

(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
GPU-VRAM5,6 (3/4)		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 90 of 105


(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
GPU-VRAM7,8 (4/4)		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 91 of 105



X01-0217 PR9205 to 10K (F)
12/17 change PR9208 to 5% for meet standard schematic.

3D3V_VGA_S0
83 DGPU_PWR_EN
11/18 Stuff PD9201
12/16 Dummy PD9201 to follow DNI13, 15

8209A_EN/DEM_VGA 86,93
DGPU_PWR0K22,86,93

RT8208B for Seymour-XT			RT8208B for Robson-XT		
PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR	PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.05V	L	L	1.12V
L	H	1.0V	L	L	0.95V
H	H	0.9V	H	H	0.9V

For Robson:
PR9218=10K
PR9213=49.9K
PR9211=150K
PR9210=44.2K

$$V_{out} = 0.75V * (R1+R2) / R2$$



Design Current = 13.6A
21.3A < OCP < 25.3A

X01-0217 change PT9202 --> 79.33719.20L
PT9203 --> 79.33719.L01

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68UH PCB063P-R68MS Cyntec 4.8mohm/5.3mohm Isat =17Arms 68.R6810.20J
O/P cap: 3300UF EEPX00331R 15mOhm 2.7Arms Panasonic/79.33719.20D
H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DP / 0.49mohm/0.61mOhm@4.5Vgs/ 84.00460.037

3D3V_S0 to 3D3V_VGA_S0 Transfer




Change DUMMY Reference Name to PX_BACO



dGPU mode	DGPU_PWR_EN#
IGPU	L
IGPU	H
IGPU with BACO	L

1D8V_VGA_S0

AO4468, SO-8
Id=?7A, Qg=9-12nC
Rdson=17.4-22m ohm





1D5V_VGA_S0

change low Rds(on) MOSFET

AO4468, SO-8
Id=?A, Qg=9-12nC
Rdson=17.4-22m ohm

1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence





11/18 Add PR9327 for 8209A_EN/DEM_VGA turn on 1D5V_VGA_S0 power.

G9731 for 1V_VGA_S0

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence


1V_VGA_S0
Design current = 2.445A

$$V_{out} = 0.8V * (R1+R2) / R2 = 1.0036V$$



(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date: Wednesday, April 13, 2011	Sheet 94	of	105

(Blanking)

DN15ATI Whistler

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title		
CRT Switch		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 95 of	105


SSID = SDIO

(Blanking)


DN15ATI Whistler



Title		
TOUCH PANEL		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2




SSID = Mechanical

12/17 add SPR1 for EMI
12/21 change SPR1 to 34.4B312.002
12/22 change SPR1 to 34.39S07.003


X01-0211 change SPR2, SPR3 to 34.4B312.002

X01-0210 add SPR3



For CPU BRACKET



VGA Stand-Off





PCH Stand-Off



A00-0412 dummy H12, H13 for remove PCH Heatsink
A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**


Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 97 of 105


Huron River Platform Power Sequence

(AC mode)

red word: KBC GPIO




Robson XT Power-Up/Down Sequence




(DC mode)



red word: KBC GPIO



Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13




DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **Power Block Diagram**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet: 100 of 105	


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



DN15AT1 Whistler

DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Title		
Change History		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011		
Sheet 103 of 105		

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 OR to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15ATI Whistler



Title		
Change History		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011		
Sheet		104 of 105

DATA	PAGE	Change Description	Version
0407	51	remove HDMI common mode choke PAD	A00
0408	49,61,82	Swap TR4901, TR6101, TR8201, TR8202 net for layout	A00
0408	49	Add RN4903 for ESD issue.	A00
0408	56	Add R5606 to pull high 3.3V_S0 and change R5605 pull high to 3.3V_S0	A00
0412	40	Change PR4027 to 19.6K Change PR4029 to 54.9K Change PR4013 to 49.9K	A00
0412	40	Dummy PR4037 and stuff PR4030, PR4032, PQ4005	A00
0412	97	dummy H12, H13 for remove PCH Heatsink	A00
0412	5,28,29,31 50,65,85 84,86,87	Change R504,R2807,R3105, R6505, R6506, R8601,R2902,R2903,R2904,R8440,R8517,R8711,R8713,R8714,R8715,R8716,RN2010,RN2012,RN2014,RN2016,,RN5007,RN5008 to short-PAD	A00
0412	21,29	Change ER2111,ER2930 to short-PAD	A00
0412	41,42,45 46,47,48 93	Change PR4121,PR4122,PR4125,PR4217,PR4218,PR4219,PR4220,PR4254,PR4502,PR4607,PR4801,PR4803,PR4711,PR9311,PR9320,PR9327,PR4712 to short-PAD	A00
0413	97	change H12 to 34.4HL17.001	A00
0413	27	change R2724 to 47K for PCB ver	
0413	68	change R6806, R6812, R6801, R6808 to 330ohm	
0413	41,,45,47 89,93	Change close-GAP to green cover-GAP	
0413	28	update P2800 thermal option.	
0413	20	SWAP RN2014 net for layout	