


FAN /THERMAL
EMC2103-2
Page32


BLOCK DIAGRAM

Note :DP means Display Port Interface



Discharge	Page37
Charge	Page38
DDR3/0.75V (RT8207)	Page39
3V/5V (RT8206)	Page40
1.1V/+1.0V_GPU	Page41
+1.2V_VDDPR/+2.5	Page42
VDD/+VDDNB_CORE	Page43
GFX_CORE (OZ8117)	Page44
+1.8V_GPU (HFA00835RTER)	Page45

U32F



HDMI

P_GFX_TXP[N](3:0) correspond to DisplayPort 2.


LAN
WLAN

LAN
WLAN


Llano APU

PROJECT : KL6B/C
Quanta Computer Inc.


Size	Document Number	Rev
	Llano PCIE/UMI/GPP	1A
Date:	Thursday, April 28, 2011	Sheet 2 of 49



Llano APU



Soldermask openings for all bottom side vias/TPs under FS1










Llano APU

PROJECT : KL6B/C
Quanta Computer Inc.

Size: Document Number: **Llano DDR3 MEM I/F** Rev: 1A

Date: Thursday, April 28, 2011 Sheet 3 of 49





PROJECT : KL6B/C
Quanta Computer Inc.

Size: Document Number: **Liano Display/Misc** Rev: 1A
 Date: Thursday, April 28, 2011 Sheet: 4 of 49


APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5V_SUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




Liano APU

VDDP_A + VDDP_B = 3.5A



VDDA = 0.75A



Liano APU


VDDP_B = 1.75A



VDDP_B = 1.5A




BOTTOM SIDE DECOUPLING




If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

DECOUPLING between PROCESSOR and DIMMs



VID Override Circuit

Note:
To override VID, Remove Rd, Re, Rf, install Rc
set VID via SVC & SVD option RES.




		BOOT VOLTAGE	
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8


06

[4,8,9,23,25,28,29,42] +1.5V
[3,4,5,9,10,12,13,37,38,40,42] +1.5V_SUS








HDT+ Connector

Debug only

 PROJECT : KL6B/C Quanta Computer Inc.		Rev 1A
Size	Document Number	
Llano DEBUG&OTHER		
Date: Thursday, April 28, 2011	Sheet 6 of 49	




remove pull hi (chip internal have pull hi)



For B stage, for password.

*SHORT_PAD



HUDSON-M2 Part 4 of 5


Hudson-M3



Note: USB 3.0 1:1 MAP to USB2.0 PORT As Below:


Table mapping SSUSB0+USB10, SSUSB1+USB11, SSUSB2+USB12, and SSUSB3+USB13 to various board headers.

If USB 3.0 not implemented, left unconnected




To Azalia



PROJECT : KL6B/C
Quanta Computer Inc.
Hudson-M3 GPIO/USB/AZ/RGMII
Date: Thursday, April 28, 2011 Sheet 7 of 49





Note: CLK_FCH_SRC#N is 100MHz SSC (Pop RP9 if use external CLK gen)
 Note: CLK_DP_NSSCP/N is 100MHz non-SSC
 Note: CLK_PCIE_TRAVIS#N is 100MHz non-SSC
 Note: CLK_APU_HCLKP/N is 100MHz SSC
 Note: CLK_PCIE_VGAP/N is 100MHz SSC
 Note: GPP_CLK(0:8)P/N is 100MHz SSC capable
 Note: For external CLK gen mode, depop RP10/RP11/RP12/RP13/RP14/RP15/RP16





FCH_GPP	DEVICE	CLKREQ#
0	EXPRESS	0
1	PE2	1
2	PE2	2
3	LAN	3
4	PE1	4
5	X1D1	5
6	NA	NA
7	USB3.0	7
8	1394	8



HUDSON-M2




Change +1.5V_RUN to +1.5v



PROJECT : KL6B/C
Quanta Computer Inc.
Size Document Number
Hudson-M2 ACP/PCIE/CLK
Date: Thursday, April 28, 2011 Sheet 8 of 49 Rev 1A

PLACE SATA AC COUPLING CAPS CLOSE TO HUDSON-M2/M3


SATA HDD/SSD



SATA ODD




ESATA#1








SATA PORTS DISTRIBUTION:
0. 2.5 INCH DISK DRIVER
1. SATA ODD
2. 2.5 INCH DISK DRIVER
3. eSATA
4-7. NOT USED

PLACE SATA_CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3



HUDSON-M2



BOARD ID SETTING



Table with columns Board ID, ID1, ID2, ID3, ID4, ID5, ID6 and rows for Board ID, Reserve, Reserve, Reserve, Reserve, Reserve.

PROJECT : KL6B/C
Quanta Computer Inc.
Hudson-M2 SATA/HWM/SPI
Date: Thursday, April 28, 2011 Sheet 9 of 49

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.

VDD-- S/B CORE power

[4,6,7,8,9,11,12,13,19,23,24,25,26,27,28,29,30,31,32,33,35,36,37,38,39,40,42,43,44,45,46] +3V
[42] +1.1V
[4,8,24,29,32,34,35,36,38,39,40,41,43,44] +3VPCU
[7,9,11,28,35,38] +3V_S5
[38,42] +1.1V_DUAL
[24,37,38,40,41,42,43,44,45] V1N




Checklist request one 1uF capacitor

PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
	Hudson-M2 POWER/GND	1A
Date:	Thursday, April 28, 2011	Sheet 10 of 48

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT



[4,6,7,8,9,10,12,13,19,23,24,25,26,27,28,29,30,31,32,33,35,36,37,38,39,40,42,43,44,45,46] +3V [7,8,10,28,35,38] +3V_S5



FCH PWRGD CKT





Place these Caps near So-Dimm0.



PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
	DDRIII SO-DIMM-0	1A
Date:	Thursday, April 28, 2011	Sheet 12 of 49




PROJECT : KL6B/C
Quanta Computer Inc.




Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Thursday, April 28, 2011	Sheet 13 of 49

[15,17,18,38,40] +1V_GPU

5GT/s bit rate



PCI EXPRESS INTERFAC




[8] CLK_PCIE_VGAP
[8] CLK_PCIE_VGAN

For M97 only Madison and Park the PWRGOOD ball is for test purposes and must be connected to ground




DIS@Seymour_M2





PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
	Seymour_M2 PCIE	1A
Date:	Thursday, April 28, 2011	Sheet 14 of 49




Seymour M2 use Memory Group B only



DDR3/GDDR3 Memory Stuff Option


Robson/Capilano	DDR3
MVDDQ	1.5V
Ra	40.2R
Rb	100R

Ball Name	Seymour M2	Capilano M2
MVREFDA	NC	V
MVREFSA	NC	V
MVREFDE	V	V
MVREFSE	V	V
MEM_CALRN0	NC	V
MEM_CALRN1	V	V
MEM_CALRN2	NC	V
MEM_CALRP0	NC	V
MEM_CALRP1	V	V
MEM_CALRP2	NC	V



TESTEN	Description
0	Internal Debug use only
1	JTAG signals enable


Robson PRO
Capilano LP



Robson had BACO support and Capilano didn't.
If not used, can be disconnected. (AL21 pin)
PX_EN = LOW, turn on
PX_EN = HIGH, turn off



PROJECT : KL6B/C
Quanta Computer Inc.

Size: Document Number: Seymour-M2 PWR_GND Rev: 1A
Date: Thursday, April 28, 2011 Sheet: 17 of 49



PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
	Robson/Capilano-M2 DPPW_GND	1A
Date:	Thursday, April 28, 2011	Sheet 18 of 49



PX_MODE =1, for Normal operation
PX_MODE =0, for BACO MODE

PX_EN needs to be isolated during a scan dump

PX_EN =0, for Normal operation
PX_EN =1, for BACO MODE

Designs that do not support the BACO option must connect the BIF_VDDC to VDDC

PROJECT : KL6B/C
Quanta Computer Inc.


Size	Document Number	Rev
	Seymour -M2 BACO	1A
Date:	Thursday, April 28, 2011	Sheet 19 of 49

CHANNEL A: 512MB DDR3 (64M*16*4pcs)

[16,17,21,40] +1.5V_GPU


- [16] VMA_DQ[63..0] VMA_DQ[63..0]
- [16] VMA_DM[7..0] VMA_DM[7..0]
- [16] VMA_RDSQ[7..0] VMA_RDSQ[7..0]
- [16] VMA_WDSQ[7..0] VMA_WDSQ[7..0]
- [16] VMA_MA[13..0] VMA_MA[13..0]

QSA[7..0]
QSA#[7..0]



TOP Left


BOT Left




BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP



MEM_A1 CLK




PROJECT : KL6B/C
Quanta Computer Inc.
Size Document Number
VRAM_A: DDR3-64M*16*4PCS
Date: Thursday, April 28, 2011 Sheet 20 of 49

CHANNEL B: 512MB DDR3 (64M*16*4pcs)


[16,17,20,40] +1.5V_GPU

- [16] VMB_DQ[63..0] VMB_DQ[63..0]
- [16] VMB_DM[7..0] VMB_DM[7..0]
- [16] VMB_RDQS[7..0] VMB_RDQS[7..0]
- [16] VMB_WDQS[7..0] VMB_WDQS[7..0]
- [16] VMB_MA[13..0] VMB_MA[13..0]







BOT Down

TOP Down




TOP Up

BOT Up



PIN STRAPS



Memory Aperture size	
RAM_CFG[2:0]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table		
HSYNC	VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX_M2SP10A:101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIe DEVICE AS 2.5GT/S CAPABLE 1 = PCIe DEVICE AS 5GT/S CAPABLE	1	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	




VRAM Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4 15"	RAM_STRAP4 14"
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW02 (64M*16-1Gb)	512MB	0	0	1	0	0	1
	H5TQ2G63BFR-11C	AKD5MGWTW00 (128M*16-1Gb)	1GB	0	0	0	0	0	1
Samsung	K4W1G1646G-BC11	AKD5EGGT500 (64M*16-1Gb)	512MB	0	0	1	1	0	1
	K4W2G1646C-HC11	AKD5MGWTW00 (128M*16-1Gb)	1GB	0	0	0	1	0	1

Make sure to use the correct VRAM setting



Thermal Sensor










PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
	DP to LVDS (ANX3110)	1A
Date:	Thursday, April 28, 2011	Sheet 23 of 49

[4,6,7,8,9,10,11,12,13,19,23,25,26,27,28,29,30,31,32,33,35,36,37,38,39,40,42,43,44,45,46]
 [29,31,35,38,40,41,42,46]
 [4,8,10,29,32,34,35,36,38,39,40,41,43,46]
 [10,37,39,40,41,42,43,44,45]









back light




PROJECT : KL6B/C
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN	1A
Date:	Thursday, April 28, 2011	Sheet 24 of 49




C_EC_04


Layout Note:
 Setting R,G,B trace
 impedance to 50 ohm.



Place near
 U37, U38 < 200 mil

Place near
 CN5002 connector
 < 200 mil






Clock Mode strap	R9287	R9307
48MHz	X	X
24MHz	X	O
12MHz	O	X
12MHz (Crystal)	O	O


Note:







SD/MMC	MS	XD
SP1	SD D7	XD RDY
SP2	SD D6	XD RE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5	MS BS	XD CLE
SP6	MS D5	XD ALE
SP7	MS D1	XD WP#
SP8	MS D4	XD D0
SP9	MS D0	XD D1
SP10	MS D2	XD D2
SP11	MS D6	XD D3
SP12	MS D3	XD D4
SP13	MS D7	XD D5
SP14	MS CLK	XD D6
SP15	SD_WP	XD D7

For RTS5139
SD,MS 4bit only




[36] CARDREADER_RST#








SATA HDD Connector.




SATA ODD Connector.



USB + E-SATA




E-SATA RE-DRIVER



All straps of PS8511A have int. PL 150Kohm.


EN	AUTO_EN	0/1EQ	0/1EQ	0/1_BST#	0/1_BST#	0/1_PRE	0/1_PRE	Function
0	X	X	X	X	X	X	X	Standby
1	0	X	X	X	X	X	X	disable auto power saving
1	1	X	X	X	X	X	X	enable auto power saving
1	X	0	X	X	X	X	X	Short and medium length
1	X	X	1	X	X	X	X	Long length
1	X	X	X	0	X	X	X	Output :800-1200 mVpp
1	X	X	X	X	1	X	X	Output :400-700 mVpp
1	X	X	X	X	X	0	X	Pre-emphasis disabled
1	X	X	X	X	X	X	1	Pre-emphasis enabled

USB 0




CODEC(ADO)


Close to CODEC




Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)




Speaker(AMP)




INTERNAL MIC






PC BEEP




USB2.0*3




USB#1 Daughter board





USB#2 Right









REAR USB PORT X1



BLUETOOTH






FAN CONTROL

[4,6,7,8,9,10,11,12,13,19,23,24,25,26,27,28,29,30,31,32,35,36,37,38,39,40,42,43,44,45,46]
 [9,19,23,25,26,29,30,34,35,36,37,38,39,44]

+3V
+5V



33






		PROJECT : KL6B/C	
		Quanta Computer Inc.	
Size Custom	Document Number FAN /THERMAL	Rev 1A	
Date:	Thursday, April 28, 2011	Sheet	33 of 49


KEYBOARD

[9,19,23,25,26,29,30,33,35,36,37,38,39,44]
[4,8,10,24,29,32,35,36,38,39,40,41,43,46]

+5V
+3VPCU





Touch pad













PROJECT : KL6B/C
Quanta Computer Inc.


Size Custom	Document Number K/B, T/P	Rev 1A
Date: Thursday, April 28, 2011		Sheet 34 of 49







[7,9,10,11,28,38] +3V_S5

[4,6,7,8,9,10,11,12,13,19,23,24,25,26,27,28,29,30,31,32,33,36,37,38,39,40,42,43,44,45,46] +3V












POWER SWITCH/ NOVO BUTTON



Screw for ME



CPU BKT



B-08

4/22 change

ESD suggestion




PROJECT : KL6B/C
Quanta Computer Inc.



Size Custom	Document Number HOLD & SKEW	Rev 1A
-------------	-----------------------------	--------

DISCHARGE



+3V, +5V, +1.5V






3V_S5, 5V_S5




LANVCC










+5VPCU
Fs=400K
TDC :6A
Imax :8A
OCP :10A

+3VPCU
Fs=500K
TDC :6A
Imax :8A
OCP :10A

[4,8,10,24,29,32,34,35,36,38,39,40,43,46] +3VPCU
[29,38,39,40,42,43,45,46] +5VPCU
[24,29,31,35,38,40,42,46] +15V
[10,24,37,39,40,42,43,44,45] VIN

Place these CAPS close to FETs

Place these CAPS close to FETs




+1.1V_DUAL
TDC=6A
Imax=8A
OCP=10A


4A

1A

PROJECT : KL6B/C
Quanta Computer Inc.


Size	Document Number	Rev
	+1.1V_DUAL/+1.0V_GPU	1A
Date:	Thursday, April 28, 2011	Sheet 42 of 49








VDDNB_CPU
 TDC=16A
 I_{max}=22.5A
 OCP=27A

VCC_CORE
 TDC=35A
 I_{max}=50A
 OCP=60A




GFX_CORE
 $F_s = 300K$
 $TDC : 15.4A$
 $I_{max} : 22A$
 $OCp : 26.4A$

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	GFX_CORE(Seymour-XT)
0	0	0.90V
1	0	1.00V
0	1	1.10V
1	1	1.15V




- +1.8V_GPU [15,17,18,22,38]
- +3VPCU [4,8,10,24,29,32,34,35,36,38,39,40,41,43]
- +5VPCU [29,38,39,40,41,42,43,45]
- GFX_CORE [17,19,37,45]
- +1V_GPU [14,15,17,18,38,40]
- +3V_GPU [14,15,16,17,19,22,38,40]
- +15V [24,29,31,35,36,40,41,42]



+1.8V_GPU
TDC : 1.9A


0.06A



PROJECT : KL6B/C
Quanta Computer Inc.

Size Custom	Document Number +1.8V (TPS51311RGTR)	Rev 1A
Date: Thursday, April 28, 2011	Sheet 46 of 49	

Z475 Power On Sequence: S5 > S0



APU Power on sequence required:
 Llano APU:
 1.Group A (+1.5V_SUS, +2.5V_VDDA) ramp before Group B (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)
 HUDSON-M2/M3:
 1.+3V_S5 ramp before +1.1V_DUAL
 2.+3V ramp before +1.1V
 3.+3V_RTC must ramp at least 5 secs before the +3V_S5

Robson-Pro M2/Capilano-LP M2 package Power-on sequence

All power rails reach nominal within 20ms

- 1 => +3V_GPU
- 2 => +VGPU_CORE/+1V_GPU
- 3 => +VGPU_CORE PWRGD to enable +1.5V_GPU
- 4 => +1V_GPU PWRGD to enable +1.8V_GPU

NOTE

- 1.EC (EC_PWR_EN) or FCH (PE_GPIO1) to turn on +3V_GPU
- 2.+3V_GPU ready to enable +VGPU_CORE/+1V_GPU (+1V_GPU will ramp up before +VGPU_CORE)
- 3.+VGPU_CORE PWRGD to enable +1.5V_GPU
- 3.+1V_GPU PWRGD to enable +1.8V_GPU



TRAVIS_L ANX3110 power sequence

- 1.+3V must lead +1.2V_TRAVIS

NOTE: EC output TRAVIS_EN# after receive +1.2V_VDDPR_PG

- 2.+1.2V_TRAVIS must lead TRAVIS_RST#

NOTE: FCH must output PCIE_RST#_TRAVIS or APU_PCIE_RST# after +1.2V_TRAVIS ready



KL6C / Z475 Schematic EE EC Tracking list

EC #	Page	CMVC #	Description	Date	Part Affected
A-01	4		Add level shifter design for LVDS PWM signal	0208	
A-02	4		Sys_pwrok pull high from 10K to 100K	0208	
A-03	9		Design issue need to swap SPI SI/SO signal	0208	
A-04	11		Disable Strap pin (EC disable) for CRT no function issue	0208	
A-05	14		DGPU reset change design to be controlled by GPIO only	0208	
A-06	16		Disable DGPU JTAG DEBUG MODE	0208	
A-07	23		Remove Travis IC power switch schematic for cost down	0208	
A-08	23		Design issue need to swap LVDS EDID signal	0208	
A-09	35		Change Resistor vaule to adjust the brightness of LED	0208	
A-10	7		Change USB port for USB2.0 & CardReader to USB.(Disable Hub3)	0208	
A-11	25		Change PU resistor value from 100ohm to 100kohm	0208	
A-12	36		Change EC pin to default PL to avoid PWR LED light one time as DC-IN	0208	
A-13	25		I2C level shift IC change to stuff.	0211	
A-14	22		no need to enable HDMI audio function in DGPU	0216	
A-15	7		Add Thermal trip PU resistor	0216	
A-16	18		Remove bead & cap for cost down	0218	
A-17	35		Add R188 ODD_MDDA# to connect to EC	0224	
A-18	35		Remove VGA SW2(ATI can't support HW switch)	0224	
A-19	22		Remove VGA External thermal IC	0224	
SIV					
B-01	35		Add CCD P_SW on/off (Add C578, Q62, R467, Q63, R468 ; Del R455)	0306	
B-02	33		Connect to VGA Therm Die use Channel 1.Del Q58(WLAN) to for CPU used. Add: R78, R77 ; Del: Q58	0306	
B-03	9		Change U17 VDD to +3V_S5	0306	
B-04	9		ADD SPI_HOLD# GPIO control, reserve R469	0306	
B-05	4		ADD SM_LV_CLK & SM_LV_DAT to connect FCH; Reserve R496 & R497	0306	
B-06	9		AUXCAL change to power rail for VGA Power Down Feature	0306	
B-07	22		ADD MOSFET for VGA SMBUS; ADD Q19, Q20, R158, R159	0306	
B-08	23		Del R8 ,R177,R99, R41,R42,R43 for remove LVDS reserve schematic	0307	
B-09	25		Delete R389,R401,D20,D21,D22,D23,Q36,Q37 cost reduce fail	0316	
B-10	25		Add R657,R658,R659,R660,R661,R662,R663,R664,C826,C827,U49	0316	
			2nd source verify	0316	
B-11			EMI solution	0316	
			POP R602,R601,R598,R597 120ohm	0316	
			POP CML3,CML4,CML2,CML1,L47	0316	
			Remove R464,R456,R599,R600,R451,R453,R412,R413,R465,R466 0ohm	0316	
			POP C408,C422,C749	0316	
			POP C391,C392	0316	
			Reserve C828,C829,C830,C831	0316	
B-12	06		POP R655,R656 Remove U18,R337,R330 Internal notice update	0317	
			Change Q61 PN:BA05L060000 Internal notice update	0317	
			Remove C207	0317	
B-13	34		CN5 Modify footprint to 85208-24071-24p-1	0317	
			Add C832 for EMI solution	0318	
B-13	31			0321	
B-14			Change C515 & C516 to 27pF to fine tune timing	0321	
			Change C387 & C386 to 27pF to fine tune timing	0321	
			Change C188 & C184 to 27pF to fine tune timing	0321	
			Change C365 & C366 to 27pF to fine tune timing	0321	
SVT					
C-01	04		Change R541,R547 to *0_4_short	0418	
	06		Change R535,R537,R545 to *0_4_short	0418	
			Delete U18,R655,R656,R337,R330; J1,R587,R336,R323,R305,R580,R577	0418	
	07		Change R468,R287,R545,R169, R521,R533,R256,R317,R258,R552,R528 to *0_4_short	0418	
	08		Change R200,R183 to *0_4_short; Change R427 to *0_6_short	0418	



KL6C / Z475 Schematic EE EC Tracking list

EC #	Page	CMVC #	Description	Date	Part Affected
C-01	09		Change R263,R254,R247 to *0_4_short	0418	
	19		Change R157 to *0_4_short	0418	
	23		Change R83,R50,R46,R91 to *0_4_short; change R650 to *0_8_short	0418	
	24		Change R2 to *0_4_short; Change R7,R28 to *0_8_short	0418	
	25		Change R660,R661,R662,R663 to *0_4_short	0418	
			Delete U42,R603,R605, R381,R382,R384,R386,R399,R400; C375, C377,C448,C449,C459	0418	
	28		Change R398,R424,R428 to *0_4_short	0418	
			Change R397 to *0_8_short	0418	
	29		Change CML1 footprint to "choke-wcm2012-4p"	0418	
			Delete R412,R413; Change R365,R3698,R604 to *0_8_short	0418	
	31		Change R438 to *0_4_short	0418	
			Change CML2,CML3,CML4 footprint to "choke-wcm2012-4p"	0418	
			Delete R451,R453,R599,R600,R456,R464	0418	
	32		Change R444 to *0_4_short; Change R418,R421,R435,R449 to *0_8_short	0418	
	33		Change R77,R78 to *0_4_short; Change R595 to *0_8_short	0418	
	34		Change L34 to *0_8_short	0418	
	35		Change L47 footprint to "choke-wcm2012-4p"	0418	
			Delete R465,R466; Change R161,R162 to *0_6_short	0418	
	36		Change R111,R142,R188,R203 to *0_4_short	0418	
	27		Change R646 to *0_8_short	0418	
	12		Change R394 to *0_6_short	0418	
C-02	31		change U47 Pin8 design	0422	
	37		Add C448 (0.1u CAP) for EMI solution	0422	
C-03	4		delete APU debug funciton, R570, R579,R583,R584,R596	0425	
	34		Mount CA1,CA2,CA3,CA4,CA5,CA6 for EMI solution	0426	
	35		Change Q62 PN to BAM34040001	0426	
	10		Change Q29,Q32 PN to BAM34040001	0426	
C-04	25		Change value of R601,R602,R597,R598 to 140 ohm for HDMI issue	0428	
			Change value of R383,R385,R387,R388,R391,R392,R395,R402 to 560 ohm for HDMI issue	0428	