

COMPAL CONFIDENTIAL


MODEL NAME : AAL15
PCB NO : DA800140000
BOM P/N :
GPIO MAP:

SKL-U+MEC1404 VC board

2015-07-09

REV : 1.0 (A00)


zzz **PCB**



DAZ1GG00100
PCB@

PCB AAL15 LA-D071P LS-D071P/D072P/D073P
(LS-D071P/D072P/D073P/B844P/B845P/B915P)

zzz **PCB**



DA800140000
MB@

PCB 1G9 LA-D071P REV0 M/B 4

UC1 **CPU R1**

i7-R1 **SA000092P2L**
i7SKL2.5GR1@
FJ8066201930408 SR2EZ D1 2.5G BGA

UC1 **SA000092O2L**
i5SKL2.3GR1@
FJ8066201930409 SR2EY D1 2.3G BGA

UC1 **SA000092N3L**
i3SKL2.3GR1@
FJ8066201931104 SR2EU D1 2.3G BGA

UC1 **SA00008Y40L**
SKL1.6G23@
FJ8066201930823 QJ57 J0 1.6G

UC1 **CPU R3**

i7-R3 **SA000092P3L**
i7SKL2.5GR1@
FJ8066201930408 SR2EZ D1 2.5G A31!

UC1 **SA000092O3L**
i5SKL2.3GR3@
FJ8066201930409 SR2EY D1 2.3G A31!

UC1 **SA000092N4L**
i3SKL2.3GR3@
FJ8066201931104 SR2EU D1 2.3G A31!

@ : Nopop Component

i3SKL2.3GR1@/i5SKL2.3GR1@/i7SKL2.5GR1@/SKL1.6G23R1@:CPU R1
i3SKL2.3GR3@/i5SKL2.3GR3@/i7SKL2.5GR3@/SKL1.6G23R3@:CPU R3

UMA@/DIS@ : UMA & DIS Type

DSX@/N_DSX@: DSX Mode

EMI@/ESD@/HDMI@EMI@/RF@ : EMI, ESD and RF Component

@EMI@/@ESD@/@RF@ : EMI, ESD and RF Nopop Component

CMC@ : XDP Component

CONN@ : Connector Component

100@/1000@/LAN_SW@ : LAN type

3234@/3246@ : CODEC type

CRT@/HDMI@ : CRT/HDMI

TP_WAKE@/NOTP_WAKE@ : TouchPad wake

ODD@/NOZPODD@/ZPODD@ : ODD and Zero Power

EXOR1@/MESOR1@ : GPU R1

EXOR3@/MESOR3@ : GPU R3

EXO@/MESO@ : GPU relative component

2G_H@/2G_S@/2G_M@/4G_H@/4G_S@/4G_M@ : VRAM type

V_4G@ : 4G VRAM Support component

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: 9HTP8

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Cover Page	
Size	Document Number	LA-D071P	
Date:	Thursday, July 09, 2015	Sheet	1 of 64

Rev 1.0(A00)

Tulip2_VC 14 Block Diagram



www.vinafix.com

PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT DELL'S EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, THIS DOCUMENT CONTAINS TRADE SECRET INFORMATION AND IS THE PROPERTY OF DELL. IT CONTAINS INFORMATION THAT IS CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block diagram

LA-D071P

Date: Thursday, July 09, 2015 Sheet 2 of 64

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM TABLE

State \ power plane	+1.0V_PRIM +RTC_CELL +1.8V_EDRAM +1.8V_PRIM +5VALWP +3VALWP +5VALW +3VALW +1.0V_MPHYGT +1.0V_PRIM_CORE +3.3V_ALW_DSW	+3VALW_PCH +1.0V_VCCST	+1.35V_MEM +1.0V_VCCSTG +VCC_CORE +VCC_GT +1.0VS_VCCIO +VCC_SA +VCC_EDRAM +VCC_EOPID
S0	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF

Board ID & Model ID table


Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10.0	3.000	Pri-EVT
2	100	13.7	2.902	EVT
3	100	17.8	2.801	DVT1
4	100	22.1	2.703	DVT2
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	
15	100	120.0	1.500	
16	100	137.0	1.392	
17	100	154.0	1.299	
18	100	200.0	1.100	
19	100	232.0	0.994	

USB3.0	SSIC	PCIe	SATA	DESTINATION
USB3.0-1				USB3.0 Port1
USB3.0-2	SSIC-1			N/A
USB3.0-3	SSIC-2			N/A
USB3.0-4				N/A
USB3.0-5		PCI-E-1		GPU
USB3.0-6		PCI-E-2		GPU
		PCI-E-3		GPU
		PCI-E-4		GPU
		PCI-E-5		WLAN
		PCI-E-6		LAN/GLAN
		PCI-E-7	SATA-0	SATA HDD
		PCI-E-8	SATA-1	SATA ODD
		PCI-E-9		N/A
		PCI-E-10		N/A
		PCI-E-11	SATA-1*	N/A
		PCI-E-12	SATA-2	N/A

USB PORT#	DESTINATION
1	USB3.0 Port1
2	IO/DB
3	IO/DB
4	N/A
5	CCD
6	Card Reader
7	Touch Screen
8	BT
9	N/A
10	N/A


COMPRESSED
IMAGE

DELL CONFIDENTIAL/PROPRIETARY

	
Compal Electronics, Inc.	
Port assignment	
Document Number	LA-D071P
Date: Thursday, July 09, 2015	Page 3 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CPU PWR
GPU PWR
Peripheral Device PWR




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			Power rails		
Size	Document Number	LA-D071P		Rev	1.0(40)
Date:	Thursday, July 09, 2015	Sheet	4	of	64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


SMbus Block diagram		Rev 1.0(00)
Title		
Size	Document Number	
LA-D071P		
Date:	Thursday, July 09, 2015	Sheet 5 of 64



COMPENSATION PU FOR eDP
 CAD Note: Trace width=20 mils ,Spacing=25mil,
 Max length=100 mils.

SKL-U Ballout Rev0.71 & INTEL symbol Rev1.0

Change "SIO_EXT_SMI#" PU to "+3VALW_PCH" For SW Reserve "+3VS"-PU 2015/5/19 Jason



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.



Title			CPU (1/14)		
Size	Document Number	Rev			1.0(A00)
Date: Thursday, July 09, 2015		Sheet 6		of 64	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DDR3L, Ballout for side by side(Non-Interleave)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




CPU (2/14)

LA-D071P






Date: Thursday, July 09, 2015 Sheet 7 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


SPI_MOSI= SPI_IO0
 SPI_MISO= SPI_IO1
 PCH EDS R0.7 p.235~236






DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM



9/5 MOW
 Option 1: Implement a 1kOhm pull-down resistor on the signal and de-populate the required 1kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.
 Note that the pull down resistor on SPI_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-ES1/ES1 samples.



Main:
 SA00005VV10, S IC FL 128M W25Q128FVSIQ SOIC8P SPI ROM
 2nd:
 SA00008KK00, S IC FL 128M GD25B128CSIGR SOP 8P 3.3V
 SA00006PD00, S IC FL 128M EN25QH128A-104HIP SOP 8P
 Jason 2015/03/04



TL S CONFIDENTIALITY

HIGH	ENABLE
LOW(DEFAULT)	DISABLE

EC interface




HIGH	ESPI
LOW(DEFAULT)	LPC

Modify Value to 150k for WW52 MOW
 2015/03/03 Jason



GPP_B23	1	CMC@	2	150K_0402_5%
---------	---	------	---	--------------

EXI BOOT STALL BYPASS


HIGH	ENABLE
LOW(DEFAULT)	DISABLE




Win7 Debug solution



Reserve for TULIP/VanGogh MB switch



Reserve for MB Platform(SKL) switch



Reserve for VRAM Type switch

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **CPU (4/14)**

Size: Document Number **LA-D071P** Rev: 1.0(400)

Date: Thursday, July 09, 2015 Sheet 9 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<56> PEG_HTX_C_GRX_P0[0..3] >> PEG_HTX_C_GRX_P0[0..3]
 <56> PEG_HTX_C_GRX_N0[0..3] >> PEG_HTX_C_GRX_N0[0..3]
 <56> PEG_GTX_C_HRX_P0[0..3] << PEG_GTX_C_HRX_P0[0..3]
 <56> PEG_GTX_C_HRX_N0[0..3] << PEG_GTX_C_HRX_N0[0..3]

GPU ---->












WLAN ---->

GLAN ---->

SATA HDD ---->

SATA ODD ---->

+3VS



SKL-U_BGA1356

8 OF 20

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **CPU (5/14)**











Size: Document Number

Date: Thursday, July 09, 2015




Sheet 10 of 64

Rev: 1.0(400)

LA-D071P







Change CC23, CC26 for YC2 2nd source.
Jason 5/29
Change CC23, CC26 CPN for Material Shortage.
Jason 6/2
Change CC23, CC26 for YC2 2nd source.
Jason 7/6








DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
CPU (6/14)			
Size	Document Number	Rev	
		LA-D071P	
Date:	Thursday, July 08, 2015	Sheet	11 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



ME_FWP_EC

- LOW = ENABLE --> ME lock, can't update ME
- HIGH = DISABLE --> ME un-lock, can update ME



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





CPU (7/14)

LA-D071P



Rev 1.0(A00)

Date: Thursday, July 09, 2015 Sheet 12 of 64

CFG[2][5][6][7] for SKYLAKE-H CPU CFG strap pin



<14> CFG0	CFG0	E68	CFGQ[0]
<14> CFG1	CFG1	B87	CFGQ[1]
<14> CFG2		D65	CFGQ[2]
<14> CFG3	CFG3	D67	CFGQ[3]
<14> CFG4	CFG4	E70	CFGQ[4]
<14> CFG5		C68	CFGQ[5]
<14> CFG6		D68	CFGQ[6]
<14> CFG7		C67	CFGQ[7]
<14> CFG8		F71	CFGQ[8]
<14> CFG8		G69	CFGQ[8]
<14> CFG9		F70	CFGQ[9]
<14> CFG10		H70	CFGQ[10]
<14> CFG11		G68	CFGQ[11]
<14> CFG12		G71	CFGQ[12]
<14> CFG13		H69	CFGQ[13]
<14> CFG14		G70	CFGQ[14]
<14> CFG15			CFGQ[15]
<14> CFG16		E63	CFGQ[16]
<14> CFG17		F63	CFGQ[17]
<14> CFG18		E66	CFGQ[18]
<14> CFG19		F66	CFGQ[19]
	CFG19	E60	CFG_RCOMP
		E8	ITP_PMODE
		AY2	RSVD_AY2
		AY1	RSVD_AY1
		D1	RSVD_D1
		D3	RSVD_D3
		K46	RSVD_K46
		K45	RSVD_K45
		AL25	RSVD_AL25
		AL27	RSVD_AL27
		C71	RSVD_C71
		B70	RSVD_B70
		F60	RSVD_F60
		A52	RSVD_A52
		BA70	RSVD_TP_BA70
		BA68	RSVD_TP_BA68
		J71	RSVD_J71
		J68	RSVD_J68
		F65	VSS_F65
		G65	VSS_G65
		F61	RSVD_F61
		E61	RSVD_E61





ZVM# for SKYLAKE-U 2+3e
MSM# for SKYLAKE-U 2+3e


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
CPU (8/14)
LA-D071P
 Date: Thursday, July 09, 2015 Sheet 13 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PRIMARY CMC CONN



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (9/14)

LA-D071P

Date: Thursday, July 09, 2015 Sheet 14 of 64

+VCC_CORE: 0.3~1.35V







VCCOPC, VCCOPC_1P8, VCCEOPIO for SKYLAK-U 2+3e (w/ on package cache)

PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source

ESD Request



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title: **CPU (10/14)**

Size: Document Number: **LA-D071P** Rev: 1.0(400)

Date: Thursday, July 09, 2015 Sheet 15 of 64

+VCCGT: 0.3~1.35V
 +VCCGTx : 0.3~1.35V



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **CPU (11/14)**

Size: Document Number: **LA-D071P** Rev: 1.0(400)

Date: Thursday, July 09, 2015 Sheet: 16 of 64



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (12/14)

LA-D071P

Date: Thursday, July 09, 2015 Sheet 17 of 64



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


CPU (13/14)

LA-D071P

Title			
Size	Document Number		Rev
Date	Thursday, July 09, 2015	Sheet 18 of 64	1.0(400)

Note1: VCCPRIM_CORE Implementation with PCH CORE_VID Recommendation

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			CPU (14/14)		
Size	Document Number				Rev
	LA-D071P				1.0(A00)
Date:	Thursday, July 09, 2015	Sheet	19	of	64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<?> DDR_A_DQS#[0..7] <<>>
<?> DDR_A_D[0..63] <<>>
<?> DDR_A_DQS#[0..7] <<>>
<?> DDR_A_MA#[0..15] <<>>




Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204



Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket




DDR3L SODIMM ODT GENERATION

9/17 delete ODT Generation, connect directly to CPU
refer 546765_2014W07_SkyLakeU_Y_M0W_Rev_1_0


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<-> DDR_B_DQS#0..7 <<>>
 <-> DDR_B_DQ[0..63] <<>>
 <-> DDR_B_DQS[0..7] <<>>
 <-> DDR_B_MA[0..15] <<>>


Layout Note:
Place near JDIMM2



Layout Note:
Place near JDIMM2.203,204




Note:
Check voltage tolerance of VREF_DQ at the DIMM socket



Standard Type

CAD NOTE
PLACE THE CAP NEAR TO DIMM RESET PIN



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


File: **DDR3L**

Size: Document Number **LA-D071P** Rev: 1.0(4/00)


Date: Thursday, July 09, 2015 Sheet 21 of 64

Main Func = Other


Screw hole/FD/EMI stop




Mind the voltage rating of the caps.




Main Func = RTC



Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	RTC/Screw hole/EMI caps	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0(A00)	
	LA-D071P				
Date:	Thursday, July 09, 2015	Sheet	22	of	64



Azalia I/F EMI




Main Func = Audio

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power


Speaker



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

- AUD_SPK L- C 1
- AUD_SPK L+ C 1
- AUD_SPK R- C 1
- AUD_SPK R+ C 1





Universal Jack (Moved to I/O Board)



Layout Note:
Close to HDA27


Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0(A00)
LA-D071P		Rev		1.0(A00)
Date:	Thursday, July 09, 2015	Sheet	24	of 64

LAN Transformer (10/100/1000M & 10/100M co-lay)




Layout note:
30 mil spacing between MDI differential pairs.

Layout note:
30 mil spacing between MDI differential pairs.



Follow Reference Schematic 0.01uF-0.4uF




Main:
SP050007K00, S X'FORM_HD-081-A LAN
2nd:
SP050008L00, S X'FORM_NS681677 LAN
Jason 2015/04/27

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D071P	1.0(A00)
				Date:	Thursday, July 09, 2015	Sheet 26 of 64

Main Func = Card Reader

The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA




USB2.0 90ohm
 Main SM070003Z00(S COM FI_INPAQ MCM1012B900F06BP)
 2nd SM070004U00(S COM FI_MURATA DLM11SN900HY2L)
 3rd SM070004400(S COM FI_PANASONIC EXC24CQ900U)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5170	
				Size	Document Number
				LA-D071P	
Date:		Thursday, July 09, 2015		Sheet 27 of 64	


Main Func = Card Reader

3D3V_CARD_S0




3D3V_CARD_S0


400mA









For EMI Reserved



2rd = 020.10002.0001



Security Classification		Compal Secret Data		Compal Electronics, Inc. Card Reader RTS5170		
Issued Date	2015/07/09	Deciphered Date	2016/07/31			Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date:	Thursday, July 09, 2015	Sheet




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	EC MEC1404
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Rev	1.0 (A00)
				Date	Thursday, July 08, 2016
				Sheet	29 of 64


Main Func = USB3.0 Port1

USB3.0 Port1



USB2.0 Port2 and USB2.0 Port3 are on IOBD




USB2.0 90ohm
Main SM070003Z00(S COM FL_INPAQ MCM1012B900F06BP)
2nd SM070004U00(S COM FL_MURATA DLM11SN900HY2L)
3rd SM070004400(S COM FL_PANASONIC EXC24CQ900U)



USB3.0 90ohm
Main SM070003V00(S COM FL_INPAQ HCM1012GH900BP)
2nd SM070004000(S COM FL_TAIYO MCF12102G900-T)
3rd SM070004300(S COM FL_PANASONIC EXC24CH900U)




USB3.0 90ohm
Main SM070003V00(S COM FL_INPAQ HCM1012GH900BP)
2nd SM070004000(S COM FL_TAIYO MCF12102G900-T)
3rd SM070004300(S COM FL_PANASONIC EXC24CH900U)




USB3.0 90ohm
Main SM070003V00(S COM FL_INPAQ HCM1012GH900BP)
2nd SM070004000(S COM FL_TAIYO MCF12102G900-T)
3rd SM070004300(S COM FL_PANASONIC EXC24CH900U)

USB2 (USB2.0) CMC




USB2.0 90ohm
Main SM070003Z00(S COM FL_INPAQ MCM1012B900F06BP)
2nd SM070004U00(S COM FL_MURATA DLM11SN900HY2L)
3rd SM070004400(S COM FL_PANASONIC EXC24CQ900U)

USB ESD Diode




USB3 (USB2.0) CMC



USB2.0 90ohm
Main SM070003Z00(S COM FL_INPAQ MCM1012B900F06BP)
2nd SM070004U00(S COM FL_MURATA DLM11SN900HY2L)
3rd SM070004400(S COM FL_PANASONIC EXC24CQ900U)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				LA-D071P	
				Date:	Thursday, July 09, 2015
				Sheet	30 of 64
				Rev	1.0(A00)

Main Func = USB3.0 Port1




USB3.0 Port1


Layout Note: Close USB1



Main Func = USB2.0 Port3




USB2.0 Port3 (IO Board)




Main Func =

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	USB Power SW
Size		Document Number	Rev	
		LA-D071P	1.0(A00)	
Date:	Thursday, July 09, 2015		Sheet	31 of 64




Main Func = LCD




INVERTER POWER



Main Func = CAM









Main Func = TS





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-D071P				1.00
Date: Thursday, July 09, 2015				Sheet 32 of 84

Main Func = HDMI






2nd = 84.2N702.E3F
 3rd = 75.00601.07C
 4th = 84.DMN66.03F






Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	HDMI L.Shifter/Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	LA-D071P	Thursday, July 09, 2015		33 of 64	1.0(A00)







- EEPROM with a size of 16K-Byte
- EEPROM device should be 2-Byte addressing device
- Slave address should configure as 0xA8



**CRT RGB
CRT H/VSYNC
CRT SMBUS**





**Layout note:
All cap need close to chip**




SATA HDD Connector

CONN	FFC	
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	




Reserve, refer to M15 EE Implementation Requirements

- <10> SATA3_PTX_HDDRX_P0
- <10> SATA3_PTX_HDDRX_N0
- <10> SATA3_PRX_HDDTX_N0
- <10> SATA3_PRX_HDDTX_P0




Layout Note:
Place near HDD1



@ESD@
Swap based on the swap report.

SATA Zero Power ODD


ODD Connector



Current limit
Active High
typ => 2.5A





2nd = 74.02311.079

74.02001.079 is OBS
Will use 74.06288.079
but 74.06288.079 is also OBS
we will use 074.06288.0079.



Main Func = WLAN

USB2.0 90ohm
 Main SM070003Z00(S COM FL_INPAQ MCM1012B900F06BP)
 2nd SM070004U00(S COM FL_MURATA DLM11S900HY2L)
 3rd SM070004400(S COM FL_PANASONIC EXC24C9900U)




Support: Intel Dual Band Wireless-AC 3160

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
				NGFF WLAN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	LA-D071P	Thursday, July 09, 2015		36	1.00

Main Func = Power BTN


Power button



G6102 Always Open & Not Solder


G6101 Always Open & Not Solder

EC6101 must be used 1000pF.



Main Func = Battery LED

Low actived from KBC GPIO





Battery LED1 (AMBER_LED)

Need CIS Symbol

Battery LED2 (WHITE_LED)


Main Func = HDD LED




SATA HDD LED
LOW actived from PCH GPIO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED Bard/Power Button	
Size	Document Number	Rev		1.0(A00)	
	LA-D071P				
Date:	Thursday, July 09, 2015	Sheet	37	of	64


Main Func = KB



Main Func = TPAD





Main Func = Thermal




Main Func = IO Connector

I/O Board Connector

USB2 (USB2.0)
 USB3 (USB2.0)
 USB2 (USB2.0)
 USB3 (USB2.0)
 Universal Jack




Pitch: 1mm
 Power: 5 pins
 GND: 4 pins
 AGND: 2 Pins




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO Board Connector
Size	Document Number	Date	Thursday, July 09, 2015	Rev 1.00
	LA-D071P	Sheet	39 of 64	


+5V_RUN/+3.3V_RUN for System



+3VALW_PCH for System



+3V/+0.95V/+1.8V/+1.35V for GPU




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.






Title		Power control	
Size	Document Number	LA-D071P	
Date:	Thursday, July 08, 2015	Sheet	40 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




SMART
Battery:
01.GND
02.GND
03.SYS_PRES
04.BATT_PRS
05.DAT_SMB
06.CLK_SMB
07.BATT1+
08.BATT2+

Other component (37.1)



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Size	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0/000	
Date:	Thursday, July 09, 2015	Sheet	41	of	64	




Iada=0-3.33A (65W)
 Iada=0-2.30A (45W)
 ADP_I = 32*Iadapter*Rsense


4S1P: CV = 17.7V CC: 1.6A

DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	PWR CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, July 09, 2015	Sheet	42	of	64



3VALWP
 TDC 7.087 A
 Peak Current 8.504 A
 OCP Current 9 A fix by IC



5VALWP
 TDC 4.5 A
 Peak Current 6.3 A
 OCP Current 9 A fix by IC




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File	PWR_3.3VALWP/5VALWP		
Size	Document Number	Rev	1.0(A00)
LA-D071P		Date	Thursday, July 09, 2015
Sheet		43	of 64


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



0.675V_{olt} +/- 5%
 TDC 0.7A
 Peak Current 1A


+1.35V_MEM
 TDC 6 A
 Peak Current 9 A
 OCP Current 11 A

Mode	S3	S5	+1.35V_MEM	+V_DDR_REF	+0.675V_P
S5	L	L	off	off	off
S3	L	H	on	on	off
S0	H	H	on	on	on



DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	PWR +1.35V_MEM/+0.675V_DDR_VTT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date: Thursday, July 09, 2015		Sheet 44 of 64	Rev 1.0(4/00)





+1.0V_PRIM
TDC 2.63 A
Peak Current 3.748 A
OCF Current 6.0 A Fix by IC
TYP MAX
Choke DCR 11.0mohm , 12.0mohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	PWR_+1VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number			Rev 1.0(A00)	
Date:	Thursday, July 09, 2015		Sheet	45 of 64	



+1.0VS_VCCIO
 TDC 1.9 A
 Peak Current 2.73 A
 OCP Current 4.2 A Fix by IC
 TYP MAX
 Choke DCR 48.0mohm




+1.0V_PRIM_CORE
 TDC 1.8 A
 Peak Current 2.57 A
 OCP Current 4.2 A Fix by IC
 TYP MAX
 Choke DCR 48.0mohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1VS_VCCIOP+1.0V_PRIM_COREP Document Number Rev 1.0(40)
Date:	Thursday, July 09, 2015	Sheet	46 of 64	

TDC = 0.76A
 Prak current : 1.096A
 OCP : 3A
 FB=0.6V




DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Date: Thursday, July 09, 2016				1.00(00)
Sheet 47 of 64				


+1.0V_VCCST

VCC_SA
Loadline : 10.3m-ohm

TDC 5A
Peak Current 5A
OCP current 7A
Choke DCR 12 +-5% m ohm



Local sense put on HW site



	U22@	U23@				
PR622	1.96k	2.55k	PR629	U23@	PR640	U23@
PR648	1.37k	1.54k			PR648	U23@
PR629	84.5k	88.7k				
PR651	140k	80.6k				
PR608	78.7k	100k				
PR638	274	357				
PR640	255	280				
PC626	0.047u	0.15u				
PC621	680p	470p				
PR621	1k	316				
PC617	220p	390p				
PC614	220p	6800p				

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	PWR_+VCC_SA	
<p><small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small></p>					
Date:	Thursday, July 09, 2015	Sheet	48	of	64


VCC_core
 U22 - 15W
 Loadline : 2.4m-ohm
 U23e - 15W
 Loadline : 2.4m-ohm

TDC 21A
 Peak Current 29A
 OCP current 34A
 Choke DCR 0.66 +-7% ohm

VCC_GT
 U22 - 15W
 Loadline : 3.1m-ohm
 U23e - 15W
 Loadline : 2m-ohm

U22-15W
 TDC 18A
 Peak Current 31A
 OCP current 37A
 Choke DCR 0.66 +-7% ohm

U23e-15W
 TDC 36A
 Peak Current 64A
 OCP current 77A
 Choke DCR 0.66 +-7% ohm





DELL CONFIDENTIAL/PROPRIETARY




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
				PWR +VCC_core and +VCC_GT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date	Thursday, July 09, 2015	Sheet	49 of 64	Rev
				1.0/000

VCC_CORE Place on CPU
 U22-15W
 22U_0603 * 18 pcs +1U_0201*35 pcs+220u_D2*2 pcs
 U23e-15W
 22U_0603 * 27 pcs +1U_0201*35 pcs+330u_D2*2 pcs

VCC_GT Place on CPU
 U22-15W
 22U_0603 * 25 pcs +1U_0201*12 pcs+330u_D2*1 pcs
 U23e-15W
 22U_0603 * 48 pcs +1U_0201*12 pcs+330u_D2*4 pcs




VCC_SA Place on CPU
 U22-15W
 22U_0603 * 9 pcs + 1U_0201*7 pcs
 U23e-15W
 22U_0603 * 12 pcs + 1U_0201*7 pcs



For VGACORE

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	PWR_CPU&VGA bulk and MLCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Thursday, July 09, 2015 Sheet 50 of 64		




+VCC_EDRAM
 TDC 1.75 A
 Peak Current 2.5 A
 OCP Current 4.2 A Fix by IC
 TYP MAX
 Choke DCR 48.0mohm

+VCC_EOPIO
 TDC 1.4 A
 Peak Current 2 A
 OCP Current 4.2 A Fix by IC
 TYP MAX
 Choke DCR 48.0mohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +VCCEDRAM / +VCCPEPIO Size Document Number Date: Thursday, July 09, 2015 Sheet 81 of 64



SH000011H00 (DCR:0.98m± 5%)

VGA CORE (EXO-XT)
TDC 34A
Peak Current 51A
OCP current 61.2A
Load line XXmV/A (no need)

VGA CORE (Meso-LE)
TDC 28A
Peak Current 42A
OCP current 52.5A
Load line lmV/A (need)
FSW=300kHz

SH000011H00 (DCR:0.98m± 5%)

- PR1133 MESO@
- 1K +-1% 0402
- PR1136 MESO@
- 470 +-1% 0402

	EXO@	MESO@
PR1133	1.15k	1K
PR1136	562	470

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
				PWR_VGA_CORE
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. HEREIN THE BEST COPY OF THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev
				1.00
Date:	Thursday, July 09, 2015	Sheet	62	of
				64

Version Change List (P. I. R, List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	HW or PWR	NA	COMPAL	NA	NA	NA
2				COMPAL			
3				COMPAL			
4				COMPAL			
5				COMPAL			
6				COMPAL			
7				COMPAL			
8				COMPAL			
9				COMPAL			
10				COMPAL			
11				COMPAL			0.2 (X01)

DELL CONFIDENTIAL/PROPRIETARY






Security Classification	Compal Secret Data			Title		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Compal Electronics, Inc.		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size		Rev
				PWR Change list		1.0(A00)
Date: Thursday, July 09, 2015				Sheet	53	of 64

Version Change List (P. I. R. List)


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1		HW	20141124	COMPAL	Power sequence	1. Add RC144 for PCB SWRSD reserved 2. Add UC13, RC343, RC345, RC429 for IMVP_VA_ON	0.1 (K00)
2		HW	20141124	COMPAL	Debug conn	1. Delete JAP61, JSP11	0.1 (K00)
3		HW	20141125	COMPAL	Correct XDP conn and GPIO check	1. Change XDP conn 2. Add RC430 for GPIO021 reserve 3. Add RC354, RC357, RC358 for GPIO pull-up 4. Delete RC227, RC230, UC12, RC254	0.1 (K00)
4		HW	20141126	COMPAL	Circuit double	1. Delete R32, R33 for double circuit	0.1 (K00)
5		HW	20141128	COMPAL	GPIO modify	1. Add RC160 for FWRSD_VGA 2. Delete RC203, RC174, RC247, RC503, RC504, RC16, RC357, Q3905, RC394 3. CSD0, CSD1, U74 4. Add RC1, RC14, UR602	0.1 (K00)
6		HW	20141203	COMPAL	GPIO modify	1. Add RC437 2. Delete DE	0.1 (K00)
7		HW	20141204	COMPAL	Follow M16 EE implementation guide modify	1. Delete CC203, RC205, RC208, RC217, RC213, Q2402, CC215, RC212, RC207, RC207 2. Add CC214, CC215, RC512, RC514, RC515, RC361	0.1 (K00)
8		HW	20141210	COMPAL		1. Add RC503, RC439	0.1 (K00)
9		HW	20141212	COMPAL	PCB Strap modify	1. Add RC165 2. Change VC100, RC010, EDDRAM power enable by S38 3. Delete RC362, RC363 4. VC00T_PWRSD control by RC	0.1 (K00)
10		HW	20141216	COMPAL	1. DDR_VTT_CTRL 2. C00EC 3. LPC connector 4. VC00T control	1. Add UC14, CC57, RC123 for DDR_VTT_CTRL buffer 2. Delete R24 3. Change RC33 to 1K and move to Q2701 pin1 4. Change R171 to 10K 5. Move R230 to Add_5V30E_A and change to 0.1uF 6. Move RC250-RC254 to R201-204 pin1 7. RC250-RC254 to R2306, R2307, R2309, R2311 pin1 8. Change C267, C268 to 10uF/10V/0403 9. Change DE1 location to DE1 10. Add UC15 for VC00T control, delete R273	0.1 (K00)
11		HW	20141217	COMPAL	1. 5VMS power rail 2. SPICWSD 3. USB2_ID 4. C00EC 5. Touch pad 6. U00C 7. U00 power	1. pop RC15, RC17, de-pop RC424, RC427 2. R277 de-pop 3. Add RC166 to GND for USB2_ID setting 4. Change C00EC pin1 from +V3A to +V3C_CELL 5. Add DE3, RC440 for touch pad I2F8 6. U00C_V3A_V3C de-pop with 100/0072 7. U00C_V3A_V3C de-pop with 100/0072	0.1 (K00)
12		HW	20141218	COMPAL	1. GPU 2. RC 3. CPU 4. DSI to VGA	1. Add RC167, delete RV60, RV254, RV255 for M500 VIA CORE power 2. RC 3. Change VREF_CPU to +1.0V_VCC0T 4. Delete RC135, connect VCC_CPU_LPB to +1.0V_FRIM 5. Change CC283-CC286 pin1 to +1.0V_FRIM 6. Add CC283-CC282 for +VCC_EDRAM 7. Add CC283-CC286 for VDDC 8. Add CC294 for VDDC 9. Add CC297 for VDD2A_OC 10. Change U200_VIM from +1.0V_MSTADN to +1.0V_FRIM 11. Add RC168 for +1.0V_FRIM to +1.0V_MSTADN 12. Delete RC450 for M500 power config ID 13. Change U200_VIM_1_2 from 100V_20 to +3VS 14. Change U200_VIM_1_2 from 100V_20 to +3VS	0.1 (K00)
13		HW	20141219	COMPAL	1. GPU 2. C00EC	1. Add PC16 reserve pins for BOM control. 2. Swap VRAM bit for layout 3. Change +3V_1_BV_CVDD to D0MD	0.1 (K00)
14		HW	20141222	COMPAL	1. Power rail 2. Debug solution	1. Change VGA_CORE to VGA_CORE 2. Delete D2702 3. Add RC511, RC169 for debug port 4. Swap R2 pin for layout routing smoothly	0.1 (K00)
15		HW	20141223	COMPAL	1. Power rail 2. Debug solution	1. Change +1.0V_VCC0T0 to +1.0V_VCC0T0 2. Add RC421, RC422, RC207, RC470, RC473, RC474, RC476, RC478, RC479, RC470 3. UWB1 for debug port 4. UWB1 for debug port 5. Change VR1, VR2 connector source 6. Delete LV23, LV24, VVDDC1	0.1 (K00)
16		HW	20141224	COMPAL	1. Debug solution	1. Delete RC621, RC622, RC207, RC470, RC473, RC474, RC476, RC478, RC479 2. Add RC62, RC63 for debug port	0.1 (K00)
17		HW	20141226	COMPAL	1. EMI CAP	1. Delete CC284, CC287, CC284 for placement	0.1 (K00)
18		HW	20141228	COMPAL	2. HSIO	1. Change CLK_RST_LPC_MEC to RC1_C0C_LPC1 2. Delete W494; Add RC108-RC110 for PANEL_SIZE_ID 3. Add RC109 for CPU_POWER_LAPD08 4. Add RC107-RC173 for PROTECT_ID1, PROTECT_ID2 5. Add RC174-RC177 for BOARD_ID1, BOARD_ID2 6. Add RC178-RC181 for VRAM_ID1, VRAM_ID2 7. Swap RC182-RC183 to GPP_C1 8. Swap RC184-RC185 to GPP_C2 9. Swap RC186-RC187 to GPP_C16 10. Swap RC188-RC189 to GPP_C17 11. Add RC192 for LPMS_UART0_CTS# 12. Swap RC193-RC194 to GPP_C4 13. Add RC195 for GPP_HOLD_MUTE# 14. Change RC196 to GND for GPP_PWR_EN 15. Add RC197, RC198, RC199 for RC_PWR_EN 16. Swap RC199-RC200 to GPP_C15 17. Swap RC201-RC202 to GPP_C15 18. Add RC203, RC204 for HDMI_CPT_DET 19. Swap RC205-RC206 to GPP_C15 20. Add RC207 for RC_PRESENT by GPP_PWR_EN 21. Add RC208 for AC_PRESENT 22. Add RC209, delete RC411 23. Delete RC412 and RC_C0C_SWRSD 24. Add RC413 for FRM1_I2C1 25. Add RC414 for FRM1_I2C2 26. Delete UC1, CC2, RC267, RC268, Add RC389 for ALL_BTS_PWRSD 27. Delete RC277, RC429, CC83 28. Add RC197 for 1.8VPE_WD_DE, delete D3502, RC504 29. Change VREF_CPU connect to +1.0V_FRIM 30. Swap RC16 WAKE to GPIO020 31. Swap CLK_RST_LAN_P0Q8 to port2 32. Swap LAN from PCIe ports 8 to port4 33. Swap USB2 port6 and port8 device (BT and Card Reader)	0.1 (K00)
19		HW	20141229	COMPAL	1. GPIO	1. Change DE3 to single channel load switch 2. Add CS801, CS802, CS803, RC809 for M500 power 3. Add RC191 for RC_WAKE# 4. Add RC191 for ALL_BTS_PWRSD	0.1 (K00)
20		HW	20141230	COMPAL	1. GPIO	1. Add Q1901, RC1902 for BTCSR2_ON	0.1 (K00)
21		HW	20150108	COMPAL	1. Change CPU part number 2. Change capacitor part number 3. Change USB Load switch symbol and part number 4. Add CPU dummy symbol, modify PCB dummy symbol	1. Change part number: SA011405071 to SA0000B401: UC1A-DC17 2. Change part number: SA010140502 to SA0000B400 : CC14, CC23, CC270, CC18, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50 3. Change USB Load switch symbol to "PCB" 4. Add CPU dummy symbol to "PCB" 5. Change symbol and part number from SA0000B400 to SA0000B400 : U304, U305	0.1 (K00)

<10> PEG_HTX_C_GRX_P[0..3] PEG_HTX_C_GRX_P[0..3]
 <10> PEG_HTX_C_GRX_N[0..3] PEG_HTX_C_GRX_N[0..3]
 <10> PEG_GTX_C_HRX_P[0..3] PEG_GTX_C_HRX_P[0..3]
 <10> PEG_GTX_C_HRX_N[0..3] PEG_GTX_C_HRX_N[0..3]

No Use GPU Display Port output




Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	EXO/MESO_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Custom	Date: Thursday, July 08, 2015		1.0/000
Part Number				LA-D071P
Sheet				58 of 64



Main:
 SA00084A00, S IC F75399M MSOP 8P TEMP. SENSOR
 2NH
 SA00003PU00, S IC W83L71AWG-2 TSSOP 8P SENSOR
 Jason 2015/03/03




For 2nd
 SA00001Z710 (S IC EMC1402-2 AC/DC TR MSOP 8P SENSOR)
 SA00003PU00 (S IC W83L71AWG-2 TSSOP 8P SENSOR)
 Change CPN first. Need apply CIS Symbol
 SA00084A00, S IC F75399M MSOP 8P TEMP. SENSOR
 SA00003PU00, S IC W83L71AWG-2 TSSOP 8P SENSOR
 Jason 2015/01/26





Reduce 3.3V to 1.8V level shift for EXO. BOM contorl in POWER sheet

<-S2> SV2_SVD EXO@1 RV14 2 0.0402 5% GPU_VD3

<-S2> SV2_SVC EXO@1 RV14 2 0.0402 5% GPU_VD1




Change CV17, CV18 for VV1 2nd source. Jason 5/29



Resistor Divider Lookup Table			
0402 1% resistors are equired			
R_up (ohm)	R_pd (ohm)	Bitd [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	

Capacitor Divider Lookup Table	
Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



Strap Name:
 PS_0[1] ROM_CONFIG[0]
 PS_0[2] ROM_CONFIG[1]
 PS_0[3] ROM_CONFIG[2]
 PS_0[4] N/A
 PS_0[5] AUD_PORT_CONN_PINSTRAP[0]

Strap Name:
 PS_1[1] STRAP_BIF_GEN3_EN_A
 PS_1[2] TRAP_BIF_CLK_PM_EN
 PS_1[3] N/A
 PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
 PS_1[5] STRAP_TX_DEEMPH_EN

Strap Name:
 PS_2[1] N/A
 PS_2[2] N/A
 PS_2[3] STRAP_BIOS_ROM_EN
 PS_2[4] STRAP_BIF_VGA_DIS
 PS_2[5] N/A



Strap Name:
 PS_3[1] BOARD_CONFIG[0] (Memory ID)
 PS_3[2] BOARD_CONFIG[1] (Memory ID)
 PS_3[3] BOARD_CONFIG[2] (Memory ID)
 PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
 PS_3[5] AUD_PORT_CONN_PINSTRAP[2]

VRAM Type
 Need reference
 X76 Schematic

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. EXOMESO_MSIC	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Size	DocuMentNumber
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPANY. THIS SHEET IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, July 09, 2016	Sheet:	67	of	84

+1.35VS_VGA TO +1.35V_MEM_GFX

JP9 DEFAULT SHORT



Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	EXO/MESO_Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Custom	Document Number	LA-D071P	1.0/000
Date:	Thursday, July 08, 2015	Sheet	58 of 64	

+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)
VDDCI	3.5A	1	3


+0.95VSDGPU	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)
BIF_VDDC	1.4A	0	1
SPLL_VDDC	100mA	1	1

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5

+1.8VGS	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1
MPLL_PVDD	130mA	1	1
SPLL_PVDD	75mA	1	1
VDDR4	(300mA)	0	0



VDD_CT	13mA	1	1
+TSVDD	13mA	1	1
+DP_VDDR	0	0	0
+DP_VDDC	0	0	0

+3VGS	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title
				EXO/MESO_Power
				Rev
				1.0/000
				Date
				Thursday, July 08, 2015
				Sheet
				59 of 64

<-61.62> M_DA[63..0] <<> M_DA[63..0]
 <-61.62> M_MA[15..0] <<> M_MA[15..0]
 <-61.62> M_DQM[7..0] <<> M_DQM[7..0]
 <-61.62> M_DQS[7..0] <<> M_DQS[7..0]
 <-61.62> M_DQSM[7..0] <<> M_DQSM[7..0]




Pin	Signal	Component	Value
M_DA0	K27	DQA0_0	
M_DA1	J29	DQA0_1	
M_DA2	H30	DQA0_2	
M_DA3	H32	DQA0_3	
M_DA4	G29	DQA0_4	
M_DA5	F28	DQA0_5	
M_DA6	F32	DQA0_6	
M_DA7	F30	DQA0_7	
M_DA8	C30	DQA0_8	
M_DA9	F27	DQA0_9	
M_DA10	A28	DQA0_10	
M_DA11	C28	DQA0_11	
M_DA12	E27	DQA0_12	
M_DA13	G26	DQA0_13	
M_DA14	D26	DQA0_14	
M_DA15	F25	DQA0_15	
M_DA16	A25	DQA0_16	
M_DA17	C25	DQA0_17	
M_DA18	E25	DQA0_18	
M_DA19	D24	DQA0_19	
M_DA20	E23	DQA0_20	
M_DA21	F23	DQA0_21	
M_DA22	D22	DQA0_22	
M_DA23	F21	DQA0_23	
M_DA24	E21	DQA0_24	
M_DA25	D20	DQA0_25	
M_DA26	F19	DQA0_26	
M_DA27	A19	DQA0_27	
M_DA28	D18	DQA0_28	
M_DA29	F17	DQA0_29	
M_DA30	A17	DQA0_30	
M_DA31	C17	DQA0_31	
M_DA32	E16	DQA0_32	
M_DA33	D16	DQA0_33	
M_DA34	F15	DQA0_34	
M_DA35	A15	DQA0_35	
M_DA36	D14	DQA0_36	
M_DA37	F13	DQA0_37	
M_DA38	A13	DQA0_38	
M_DA39	C13	DQA0_39	
M_DA40	E11	DQA0_40	
M_DA41	A11	DQA0_41	
M_DA42	C11	DQA0_42	
M_DA43	F11	DQA0_43	
M_DA44	A9	DQA0_44	
M_DA45	C9	DQA0_45	
M_DA46	F9	DQA0_46	
M_DA47	D8	DQA0_47	
M_DA48	E7	DQA0_48	
M_DA49	A7	DQA0_49	
M_DA50	C7	DQA0_50	
M_DA51	F7	DQA0_51	
M_DA52	A5	DQA0_52	
M_DA53	E5	DQA0_53	
M_DA54	C3	DQA0_54	
M_DA55	E1	DQA0_55	
M_DA56	G7	DQA0_56	
M_DA57	G6	DQA0_57	
M_DA58	G1	DQA0_58	
M_DA59	G3	DQA0_59	
M_DA60	J6	DQA0_60	
M_DA61	J1	DQA0_61	
M_DA62	J3	DQA0_62	
M_DA63	J5	DQA0_63	
M_DA64	J4	DQA0_64	
M_DA65	J2	DQA0_65	
M_DA66	J8	DQA0_66	
M_DA67	J9	DQA0_67	
M_DA68	J7	DQA0_68	
M_DA69	J5	DQA0_69	
M_DA70	J3	DQA0_70	
M_DA71	J1	DQA0_71	
M_DA72	J9	DQA0_72	
M_DA73	J8	DQA0_73	
M_DA74	J6	DQA0_74	
M_DA75	J4	DQA0_75	
M_DA76	J2	DQA0_76	
M_DA77	J0	DQA0_77	
M_DA78	J0	DQA0_78	
M_DA79	J0	DQA0_79	
M_DA80	J0	DQA0_80	
M_DA81	J0	DQA0_81	
M_DA82	J0	DQA0_82	
M_DA83	J0	DQA0_83	
M_DA84	J0	DQA0_84	
M_DA85	J0	DQA0_85	
M_DA86	J0	DQA0_86	
M_DA87	J0	DQA0_87	
M_DA88	J0	DQA0_88	
M_DA89	J0	DQA0_89	
M_DA90	J0	DQA0_90	
M_DA91	J0	DQA0_91	
M_DA92	J0	DQA0_92	
M_DA93	J0	DQA0_93	
M_DA94	J0	DQA0_94	
M_DA95	J0	DQA0_95	
M_DA96	J0	DQA0_96	
M_DA97	J0	DQA0_97	
M_DA98	J0	DQA0_98	
M_DA99	J0	DQA0_99	
M_DA100	J0	DQA0_100	

Pin	Signal	Component	Value
M_MA0	K17	M_MA0	
M_MA1	J20	M_MA1	
M_MA2	H23	M_MA2	
M_MA3	G23	M_MA3	
M_MA4	G24	M_MA4	
M_MA5	H24	M_MA5	
M_MA6	J19	M_MA6	
M_MA7	K19	M_MA7	
M_MA8	G20	M_MA8	
M_MA9	L17	M_MA9	
M_MA10	J14	M_MA10	
M_MA11	J11	M_MA11	
M_MA12	J13	M_MA12	
M_MA13	H11	M_MA13	
M_MA14	G11	M_MA14	
M_MA15	J16	M_MA15	
M_MA16	L15	M_MA16	
M_MA17	L14	M_MA17	
M_MA18	L16	M_MA18	
M_MA19	L17	M_MA19	
M_MA20	L18	M_MA20	
M_MA21	L19	M_MA21	
M_MA22	L20	M_MA22	
M_MA23	L21	M_MA23	
M_MA24	L22	M_MA24	
M_MA25	L23	M_MA25	
M_MA26	L24	M_MA26	
M_MA27	L25	M_MA27	
M_MA28	L26	M_MA28	
M_MA29	L27	M_MA29	
M_MA30	L28	M_MA30	
M_MA31	L29	M_MA31	
M_MA32	L30	M_MA32	
M_MA33	L31	M_MA33	
M_MA34	L32	M_MA34	
M_MA35	L33	M_MA35	
M_MA36	L34	M_MA36	
M_MA37	L35	M_MA37	
M_MA38	L36	M_MA38	
M_MA39	L37	M_MA39	
M_MA40	L38	M_MA40	
M_MA41	L39	M_MA41	
M_MA42	L40	M_MA42	
M_MA43	L41	M_MA43	
M_MA44	L42	M_MA44	
M_MA45	L43	M_MA45	
M_MA46	L44	M_MA46	
M_MA47	L45	M_MA47	
M_MA48	L46	M_MA48	
M_MA49	L47	M_MA49	
M_MA50	L48	M_MA50	
M_MA51	L49	M_MA51	
M_MA52	L50	M_MA52	
M_MA53	L51	M_MA53	
M_MA54	L52	M_MA54	
M_MA55	L53	M_MA55	
M_MA56	L54	M_MA56	
M_MA57	L55	M_MA57	
M_MA58	L56	M_MA58	
M_MA59	L57	M_MA59	
M_MA60	L58	M_MA60	
M_MA61	L59	M_MA61	
M_MA62	L60	M_MA62	
M_MA63	L61	M_MA63	
M_MA64	L62	M_MA64	
M_MA65	L63	M_MA65	
M_MA66	L64	M_MA66	
M_MA67	L65	M_MA67	
M_MA68	L66	M_MA68	
M_MA69	L67	M_MA69	
M_MA70	L68	M_MA70	
M_MA71	L69	M_MA71	
M_MA72	L70	M_MA72	
M_MA73	L71	M_MA73	
M_MA74	L72	M_MA74	
M_MA75	L73	M_MA75	
M_MA76	L74	M_MA76	
M_MA77	L75	M_MA77	
M_MA78	L76	M_MA78	
M_MA79	L77	M_MA79	
M_MA80	L78	M_MA80	
M_MA81	L79	M_MA81	
M_MA82	L80	M_MA82	
M_MA83	L81	M_MA83	
M_MA84	L82	M_MA84	
M_MA85	L83	M_MA85	
M_MA86	L84	M_MA86	
M_MA87	L85	M_MA87	
M_MA88	L86	M_MA88	
M_MA89	L87	M_MA89	
M_MA90	L88	M_MA90	
M_MA91	L89	M_MA91	
M_MA92	L90	M_MA92	
M_MA93	L91	M_MA93	
M_MA94	L92	M_MA94	
M_MA95	L93	M_MA95	
M_MA96	L94	M_MA96	
M_MA97	L95	M_MA97	
M_MA98	L96	M_MA98	
M_MA99	L97	M_MA99	
M_MA100	L98	M_MA100	



<60.62> M_DA[63..0] <<> M_DA[63..0]
 <60.62> M_MA[15..0] <<> M_MA[15..0]
 <60.62> M_DQM[7..0] <<> M_DQM[7..0]
 <60.62> M_DQS[7..0] <<> M_DQS[7..0]
 <60.62> M_DQS# [7..0] <<> M_DQS# [7..0]

Reduce Vref Circuit for Spacing saving.



<60.62> M_BA0 M_BA0
 <60.62> M_BA1 M_BA1
 <60.62> M_BA2 M_BA2

<60.62> M_CLK0 M_CLK0
 <60.62> M_CLK#0 M_CLK#0
 <60.62> M_CKE0 M_CKE0




<60.62> VRAM_ODT0 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_WE[0] L3 WE

M_DQS5 F3
 M_DQS7 C7

M_DQM2 E7
 M_DQM6 D3


M_DQS#2 G3
 M_DQS#4 B7

<60.62> DRAM_RST T2
 L8



Reduce Vref Circuit for Spacing saving.
 VREFDQ_UV3 Share with VREFCA_UV7

<60.62> M_DA19 M_DA19
 <60.62> M_DA18 M_DA18
 <60.62> M_DA17 M_DA17
 <60.62> M_DA16 M_DA16
 <60.62> M_DA15 M_DA15
 <60.62> M_DA14 M_DA14
 <60.62> M_DA13 M_DA13
 <60.62> M_DA12 M_DA12
 <60.62> M_DA11 M_DA11
 <60.62> M_DA10 M_DA10



<60.62> M_BA0 M_BA0
 <60.62> M_BA1 M_BA1
 <60.62> M_BA2 M_BA2

<60.62> M_CLK0 M_CLK0
 <60.62> M_CLK#0 M_CLK#0
 <60.62> M_CKE0 M_CKE0




<60.62> VRAM_ODT0 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_WE[0] L3 WE

M_DQS1 F3
 M_DQS3 C7


M_DQM1 E7
 M_DQM3 D3

M_DQS#1 G3
 M_DQS#3 B7

<60.62> DRAM_RST T2
 L8



<60.62> M_DA52 M_DA52
 <60.62> M_DA51 M_DA51
 <60.62> M_DA50 M_DA50
 <60.62> M_DA49 M_DA49
 <60.62> M_DA48 M_DA48
 <60.62> M_DA47 M_DA47
 <60.62> M_DA46 M_DA46
 <60.62> M_DA45 M_DA45
 <60.62> M_DA44 M_DA44
 <60.62> M_DA43 M_DA43
 <60.62> M_DA42 M_DA42



<60.62> M_BA0 M_BA0
 <60.62> M_BA1 M_BA1
 <60.62> M_BA2 M_BA2

<60.62> M_CLK1 M_CLK1
 <60.62> M_CLK#1 M_CLK#1
 <60.62> M_CKE1 M_CKE1


<60.62> VRAM_ODT0 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_WE[0] L3 WE

M_DQS5 F3
 M_DQS7 C7


M_DQM5 E7
 M_DQM7 D3

M_DQS#5 G3
 M_DQS#7 B7

<60.62> DRAM_RST T2
 L8



<60.62> M_DA62 M_DA62
 <60.62> M_DA61 M_DA61
 <60.62> M_DA60 M_DA60
 <60.62> M_DA59 M_DA59
 <60.62> M_DA58 M_DA58
 <60.62> M_DA57 M_DA57
 <60.62> M_DA56 M_DA56
 <60.62> M_DA55 M_DA55
 <60.62> M_DA54 M_DA54
 <60.62> M_DA53 M_DA53
 <60.62> M_DA52 M_DA52



<60.62> M_BA0 M_BA0
 <60.62> M_BA1 M_BA1
 <60.62> M_BA2 M_BA2

<60.62> M_CLK1 M_CLK1
 <60.62> M_CLK#1 M_CLK#1
 <60.62> M_CKE1 M_CKE1




<60.62> VRAM_ODT0 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_CS[0B] L2 M_CS[0B] L2
 <60.62> M_WE[0] L3 WE

M_DQS5 F3
 M_DQS7 C7



M_DQM5 E7
 M_DQM7 D3

M_DQS#5 G3
 M_DQS#7 B7

<60.62> DRAM_RST T2
 L8



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2015/07/09	Deciphered Date	2016/07/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title VRAM A Lower Document Number LA-D071P
Date: Thursday, July 09, 2015			Sheet 61 of 64



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
				VRAM A Upper	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
				Rev 1.0/0.0	
				Date: Thursday, July 09, 2015 Sheet: 62 of 84	

Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.
2. It is recommended that the 3.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as ? 50 mV/ μ s).
5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.







Table 3-21 Resistor Divider Lookup T

R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.









For AMD EXO-XT VRAM Only

Memory ID	P/N	Vendor	Configuration	Size
000	SA000076P2L	SAMSUNG	256MX16 K4W4G1646E-BC1A FBGA 96P	4GB
110	SA00008DN0L	HYNIX	256MX16 H5TC4G63CFR-N0C FBGA 96P	4GB
111	SA000077K0L	Micron	256M16 MT41J256M16HA-093G:E FBGA	4GB
011	SA000076P2L	SAMSUNG	256MX16 K4W4G1646E-BC1A FBGA 96P	2GB
100	SA00008DN0L	HYNIX	256MX16 H5TC4G63CFR-N0C FBGA 96P	2GB
101	SA000077K0L	Micron	256M16 MT41J256M16HA-093G:E FBGA	2GB

For AMD MESO-LE VRAM Only

Memory ID	P/N	Vendor	Configuration	Size
011	SA000076P2L	SAMSUNG	256MX16 K4W4G1646E-BC1A FBGA 96P	2GB
100	SA00008DN0L	HYNIX	256MX16 H5TC4G63CFR-N0C FBGA 96P	2GB
101	SA000077K0L	Micron	256M16 MT41J256M16HA-093G:E FBGA	2GB

Vendor	Part	TI	Spec	schematic netname	3Vs	GND
1	VDD	VCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7dB	USB3_EQ1_P0	RI23	RI32
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5dB	USB3_DE1_P0	RI26	RI35
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7dB	USB3_OS1_P0	RI22	RI40
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	RI48
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5dB	USB3_P0_PIN6	RI53	RI49
7	REXT	NC	4.99K			RI56 4.99K
8	B_Iin	RX1-	Same			
9	B_Iap	RX1+	Same			
10	GND	GND	Same			
11	A_OUTa	TX2-	Same			
12	A_OUTp	TX2+	Same			
13	VDD	VCC	Same			
14	TST/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	RI46
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB HL: 4.5 dB HH: 7.7 dB	USB3_OS2_P0	RI19	RI87
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5dB	USB3_DE2_P0	RI20	RI31
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB HL: 4.5 dB HH: 7.7 dB	USB3_EQ2_P0	RI21	RI36
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5dB	USB3_P0_PIN18	RI52	RI50
19	A_Iin	RX2-	Same			
20	A_Iin	RX2-	Same			
21	GND	GND	Same			
22	B_OUTp	TX1+	Same			
23	B_OUTa	TX1-	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND			RI57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	3D CAMERA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, July 09, 2015
				Sheet	64 of 64
				Rev	1.0(400)
				LA-D071P	