


K42Jr SCHEMATIC Revision 2.0

BLOCK DIAGRAM

Power

- VCORE
- System
- 1.5VS & 1.05VS
- DDR & VTT
- +2.5VS
- Charger
- Detect
- Load Switch
- Power Protect



PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1)_SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCI, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6)_CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC9LPR362
30	EC_IT8512(1/2)
31	EC_IT8512(2/2)KB, TP
32	RST_Reset Circuit
33	HANKSVILLE
34	LAN_RJ45
36	CODEC-ALC663
37	AUD_Amp & Jack
38	AUD_FM2010
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
47	Display Port
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
64	TUN_TV Tuner
65	ME_Conn & Skew Hole
66	ESA_ESATA
67	PCH_XDP, ONFI
70	VGA_MXM
71	VGA_LVDS Switch

80	PW_VCORE (MAX17034)
81	PW_SYSTEM (MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEIGD
86	PW_+VGF_X_CORE (MAX17028)
88	PW_CHARGER (MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

Clock Generator
ICS ICS9LPR427

VID controller

Discharge Circuit

DC & BATT. Conn.

PWM Fan

Reset Circuit

Skew Holes

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	-	-	+3VS
GPIO 01	GPO	-	INT TBD	+3VS
GPIO [2:5]	Native	-	EXT PU	+5VS
GPIO 06	GPO	DGPU_HPD_INTR#	INT TBD	+3VS
GPIO 07	GPO	-	INT TBD	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	USB_OC5#	EXT PU	+3VSUS
GPIO 10	Native	USB_OC6#	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS
GPIO 12	Native	PM_LAYPHY_EN	EXT PU	+3VSUS
GPIO 13	GPO	-	-	+3VSUS
GPIO 14	GPO	CB_SD#	EXT PU(DIODE DNI)	+3VSUS
GPIO 15	GPO	WLAN_ON	INT PD	+3VSUS
GPIO 16	GPO	DGPU_HOLD_RST#	-	+3VS
GPIO 17	GPO	DGPU_PWR0K	EXT PD & INT TBD	+3VS
GPIO 18	Native	CLKREQ1#_TV	EXT PU(DNI)/PD	+3VS
GPIO 19	GPO	-	-	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PU(DNI)/PD	+3VS
GPIO 21	GPO	-	-	+3VS
GPIO 22	GPO	WLAN_LED	EXT PD	+3VS
GPIO 23	Native	LDRQ1#	INT PU	+3VS
GPIO 24	GPO	-	-	+3VSUS
GPIO 25	Native	CLKREQ3#_NEWCARD	EXT PU(DNI)/PD	+3VSUS
GPIO 26	Native	CLKREQ4#	EXT PU (Not used)	+3VSUS
GPIO 27	GPO	-	INT WEAK PU	+3VSUS
GPIO 28	GPO	BT_LED	EXT PD	+3VSUS
GPIO 29	Native	ME_PM_SLP_LAN#	EXT PU(DNI)/PD(DNI)	+3VSUS
GPIO 30	Native	ME_Sus_PwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPO	-	-	+3VS
GPIO 34	Native	STP_PCI#	-	+3VS
GPIO 35	Native	SATA_CLK_REQ#	EXT PU/PD(DNI)	+3VS
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSNT#	EXT PU	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	USB_OC1#	EXT PU (Not used)	+3VSUS
GPIO 41	Native	USB_OC2#	EXT PU (Not used)	+3VSUS
GPIO 42	Native	USB_OC3#	EXT PU (Not used)	+3VSUS
GPIO 43	Native	USB_OC4#	EXT PU (Not used)	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU (Not used)	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU (Not used)	+3VSUS
GPIO 46	Native	CLK_REQ7#	EXT PU (Not used)	+3VSUS
GPIO 47	Native	CLKREQ_PEG#	EXT PD	+3VSUS
GPIO 48	GPO	-	-	+3VS
GPIO 49	GPO	GPU_RST#	-	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU (Not used)	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	GPO	-	-	+5VS
GPIO 53	GPO	-	INT PU	+3VS
GPIO 54	GPO	-	-	+5VS
GPIO 55	GPO	-	INT PU	+3VS
GPIO 56	Native	CLKREQ_GLAN#	EXT PU(DNI)/PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU (DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	USB_OC0#	EXT PU (Not used)	+3VSUS
GPIO 60	GPO	-	-	+3VSUS
GPIO 61	Native	PM_SUS_STAT#	-	+3VSUS
GPIO 62	Native	SUS_CLK	-	+3VSUS
GPIO 63	Native	PM_SLP_S5#	-	+3VSUS
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS
GPIO 66	Native	CLK_OUT2	INT TBD	+3VS
GPIO 67	Native	CLK_OUT3	INT TBD	+3VS
GPIO 72	GPO	-	-	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU (Not used)	+3VSUS
GPIO 74	GPO	-	EXT PU (Not used)	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU	+3VSUS

EC GPIO	Use As	Signal Name
GP0	0	PWR_LED#
GP1	0	CHG_LED#
GP2	-	-
GP3	-	-
GP4	0	LCD_BL_PWM
GP5	0	FAN0_PWM
GP6	-	-
GP7	-	-
GP8	0	SUSC_EC#
GP9	0	SUSB_EC#
GP10	-	-
GP11	IO	SMB0_CLK
GP12	IO	SMB0_DAT
GP13	0	A20GATE
GP14	0	RC_IN#
GP15	0	PM_RSMRST#
GPC0	-	-
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	-	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GP0	-	-
GP1	I	PM_SUSC#
GP2	I	BUF_PLT_RST#
GP3	0	EXT_SCI#
GP4	0	EXT_SMI#
GP5	0	LCD_BACKOFF#
GP6	I	FAN0_TACH
GP7	-	-
GPE0	0	VSUS_ON
GPE1	0	EGAD (IT8301 Address/Data connect)
GPE2	0	EGCS (IT8301 Cycle Start connect)
GPE3	0	EGCLK (IT8301 Clock connect)
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	I	CAP_ACK#
GP0	-	-
GP1	-	-
GP2	I	EXP_GATE#
GP3	-	-
GP4	I	TP_CLK
GP5	IO	TP_DAT
GP6	0	THRO_CPU
GP7	-	-
GP0	-	-
GP1	I	PM_SUSB#
GP2	-	-
GP6	-	-
GP0	IO	PM_CLKRUN#
GP1	-	-
GP2	0	GFX_VR_ON
GP3	0	BAT_LEARN
GP4	-	-
GP5	0	NUM_LED#
GP6	0	CAP_LED#
GP10	-	-
GP11	I	SUS_PWRGD
GP12	I	ALL_SYSTEM_PWRGD
GP13	I	VRM_PWRGD
GP14	I	GFX_VR
GP15	I	ALS_AD
GP16	-	-
GP17	-	-
GP0	0	CPU_VRON
GP1	0	PM_PWR0K
GP2	0	VSET_EC
GP3	0	ISET_EC
GP4	0	TP_LED
GP5	-	-

EC GPIO	Use As	Signal Name
GPIO0	I	ME_PM_SLP_M#
GPIO1	I	ME_SusPwrDnAck
GPIO2	-	-
GPIO3	-	-
GPIO4	I	ME_+VM_PWRGD
GPIO5	I	ME_PM_SLP_LAN#
GPIO6	O	ME_AC_PRESENT
GPIO7	-	-
GPIO8	-	-
GPIO9	-	-
GPIO10	-	-
GPIO11	-	-
GPIO12	O	ME_PWR0K
GPIO13	-	-
GPIO14	O	ME_SLP_M_EC#
GPIO15	-	-
GPIO16	-	-
GPIO17	-	-
GPIO18	-	-
GPIO19	-	-
GPIO20	-	-
GPIO21	-	-
GPIO22	-	-
GPIO23	-	-
GPIO24	-	-
GPIO25	-	-
GPIO26	-	-
GPIO27	-	-
GPIO28	-	-
GPIO29	-	-
GPIO30	-	-
GPIO31	-	-
GPIO32	-	-
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	-	-


SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(IC59LPR362)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
VID Controller(ASM8272)	0011011x (36)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
CPU Thermal Sensor(G780)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	Minicard TV Tuner
PCIE 2	Minicard WLAN
PCIE 3	Newcard
PCIE 4	-
PCIE 5	ESATA (for pre-ES1)
PCIE 6	GLAN
PCIE 7	-
PCIE 8	-





USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	USB Port (4)
USB 4	CMOS Camera
USB 5	NewCard
USB 6	Minicard TV Tuner
USB 7	-
USB 8	-
USB 9	WLAN
USB 10	-
USB 11	-
USB 12	Bluetooth
USB 13	Finger Printer


SATA 0	SATA HDD (1)
SATA1	SATA ODD
SATA4	SATA HDD (2)
SATA5	ESATA




For Intel GFX display

For EC request, to read PECI via EC.
Connection: R0317.2->Q0301.1->U3001.118







CFG strapping information:


CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only)
 - 11 = 1 x 16 PEG (Default)
 - 10 = 2 x 8 PEG

CFG[3]: PCIe Static Numbering Lane Reversal.(Arrandale Only)
 - 1: Normal Operation (Default)
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection.(Arrandale Only)
 - 1: Disabled - No Physical Display Port attached to Embedded DisplayPort
 - 0: Enabled - An external Display Port device is connected to the Embedded Display Port

CFG[7]: Fixed for PCI Express 2.0 jitter specifications.(Clarksfield Only)
 Clarksfield (only for early samples prior to E3) - Connect to GND with 3.01K Ohm/5% resistor for a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact Arrandale functionality.
Unmount if Intel has fixed this issue.

Note: (Auburndale) Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.
 Note: (Clarksfield) Hardware Straps are sampled after RSTIN# de-assertion.



CFG strapping information:

For Arrandale

CFG[2:0]: Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

CFG[3] - PCI Express* Static Lane Numbering Reversal. Lane Reversal will be applied across all 16 Lanes.

- 1: No lane reversal
- 0: Reversal

CFG[4] - Embedded DisplayPort Detection: This is used to detect the presence of a device on the Embedded DisplayPort.

CFG[17:5] - Reserved configuration pins.

Note: Hardware straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

For Clarksfield

CFG[1:0] - PCI Express* Port Bifurcation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

CFG[2] - Reserved configuration pins.

CFG[3] - Reserved (Used by Arrandale Pprocessors for PCI Express* Static Lane Numbering Reversal)


CFG[11:4] - Reserved configuration pins.

CFG[12] - N/A on Clarksfield processors.

CFG[17:13] - Reserved configuration pins.

Note: Hardware straps are sampled after RSTIN# de-assertion.

Main Board



Processor Decoupling

Decoupling guide from Intel

Schematic R0.9:

Schematic Checklist R0.7:


- VCCORE 22uF * 16pcs
- 10uF * 16pcs
- 470uF * 6pcs(2 no stuff).

- VCCORE 22uF * 12pcs
- 10uF * 16pcs
- 470uF * 6pcs(2 no stuff).

8/5 delete C0646 (22uF,6.3V) for layout placement. (+1.8V, VCCPLL)

PANASONIC/EEFSSK0311XE
ESP-6mOhm/1nA

CPU XDP connector



www.Dr-Bios.com

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: CH_Lin	
Size	Project Name	Rev	
Custom	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	8 of 96

www.Dr-Bios.com



Title :

ASUSTeK COMPUTER INC. NB6

Engineer: *CH_Lin*

Size	Project Name	Rev
A	M60JV	1.01

Date: **Thursday, November 12, 2009**

Sheet **14** of **96**

www.Dr-Bios.com



Title :


ASUSTeK COMPUTER INC. NB6

Engineer: *CH_Lin*

Size	Project Name	Rev
A	M60JV	1.01


Date: **Thursday, November 12, 2009**

Sheet **15** of **96**



REV 9.2mm

Layout Note: Place these caps near SO DIMMS



STD 5.2mm

www.Dr-Bios.com


		Title DDR3 CA_DQ VOLTAGE	
ASUSTeK COMPUTER INC. N66		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	18 of 95

Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).
INIT3_3V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note: the internal pull-up is disabled after PLTRST# de-asserts. NOTE: This signal should not be pulled low.
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "Topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. NOTE: This signal should always be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDA TA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDA TA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDA TA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.

Table 2-28. Functional Strap Definitions (Sheet 3 of 5)

Signal	Usage	When Sampled	Comment
GNT[0]#	Boot BIOS Strap bit [0] BBS[0]	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.
GNT2# / GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. Tying this strap low configures DMI for ESI compatible operation. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.


Table 2-28. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_DOCK_EN#/GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/debug environments ONLY. NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SP1_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. NOTE: This signal should not be pulled low.
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. NOTE: A strong pull up may be needed for GPIO functionality.
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.

Request by CSC for CMOS clear function

CMOS Settings		JRST2001		TPM Settings		JRST2002	
Clear CMOS	Shunt			Clear ME RTC Registers	Shunt		
Keep CMOS	Open (Default)			Keep ME RTC Registers	Open (Default)		



www.Dr-Bios.com





DG2.0 P297
 RTCRST# and SRTCST# can not be shorted together



Strap information:

	B	L
ACZ_SYNC: Select VCCVRR 1.5V or 1.8V (IPU)	1.5V	1.8V
SB_SPKR: No reboot strap (IPU)	No reboot	Disable No reboot
PCH_SPI_OV_RW: (IPU)	No Flash ME FW	Flash ME FW
SPI_SI: IIPM strap. (IPU)	Enable	Disable
PCH_INTVRMEN: Integrated 1.05 V VRR Enable /Disable	Enable	Disable



Update 1105 (R2.0)





Update 1105 (R2.0)

Update 1105 (R2.0)

If not use crystal, please change C1201 to 0 Ohm

R2120: For Xtal measurement


DG2.0
Section 4.2.4.1: Added 25-MHz Crystal routing guideline. All Mobile Intel 5 Series Chipset-based Integrated Graphics platforms are required to use a 25-MHz crystal on the PCH XTAL25_IN/OUT to enable the PCH to generate the display clocks. Display Clock generation is integrated into the PCH.


Integrated Graphics platforms that implement DVI/DP/HDMI/e-DP are required to use Display Clock Integration (DCI) (25M crystal to generate PCI display clocks) to improve signal integrity and mitigate risk of electrical compliance and associated functional failures

WW35 Update: Integrated Graphics platforms that use only LVDS and/or VGA Displays may use Buffer Through Mode (BTM) and leave 25-MHz crystal and RC components unstaffed

Note: Place these resistors near to PCIe Slots

PCH CLKREQ Setting:





R1.1,item L15





Table 112. Intel ME-EC Interaction Signal List with and without M3 Support

Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (e.g., Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required Note: Optional if Intel ME FW is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel® ME-EC perspective.
SLP_S3#	Optional	Required Note: If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective


NOTE: Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.

ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.



LVDS Disable: (For discrete graphic)


- NC:**
 LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
 LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
 LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
 L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
 LVD_VREFL, LVD_IBG, LVD_VBG
- Connected to GND:**
 VccALVDS, VccTX_LVDS



CRB R0.9,DG R0.8: 1K+/-0.5%
 Intel checklist recommend:
 1.02K PD resistor to 0.5%


CRT Disable: (For discrete graphic)

- NC:**
 CRT_RED,CRT_GREEN,CRT_BLUE
 CRT_HSYCN,CRT_VSYNCC
- 1-kΩ ±0.5% pull-down to GND:**
 DAC_IREF
- Connected to GND:**
 CRT_ITRN
- Connect to +V3.3:**
 VCCADAC




Strap information:


	H	L
PCILV_ALE: Strap Intel Anti-Theft Technology HDD Data Protection Enable	Enable	Disable
NV_CLE: Strap DMI Termination Voltage		



NV_ALE: Strap Intel Anti-Theft Technology HDD Data Protection Enable. (H: enable)
 NV_CLE: Strap DMI Termination voltage




K82JR	Recommend settings
0	USB port
1	USB port
2	USB port
3	
4	WiFi/WiMax
5	
6	
7	
8	
9	Camera
10	
11	
12	BT (1.1)
13	




DGPU_SELECT#:

0=ndGPU, 1=GPU



PCI_PME#: Internal PU to suspend plane.
 change to PCI_CLK4 to sync ICS364



GNT0#,GNT1#: Boot BIOS Strap.


Boot BIOS Strap		
PCI_GNT0#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)

Sampled on rising edge of PWROK.




GNT3#: A16 swap override Strap/ Top-Block swap override jumper




Low=Enabled A16 swap override/ Top-Block swap override
 High=Default




POWER按提供的default值調節電壓



All GPIOs are reset to the default state by CP9h reset except GPIO24.
 GPIO 27: Enable VCCVRM_Low=disable. Default internal pull up.




Update 1109, R2.0












Pin	Signal	GPIO	Function
(91) 1.5V_SEL2	SGPIO1	Y3	BMBUSY#/GPIO0
	PCB_ID1	C38	TACH1/GPIO1
	PCB_ID0	D37	TACH2/GPIO6
	PCB_ID0	J32	TACH3/GPIO7
(30) EC_SMI#	GPIO8	F10	GPIO8
	SGPIO12	K9	LAN_PHY_PWR_CTRL#/GPIO12
	GPIO15	T7	GPIO15
(75) DGPU_HOLD_RST#	AA2	AA2	SATA4GP/GPIO16
	PARK_PWRGD_PCH	F38	TACH0/GPIO17
(56) WLAN_BT_LED	GPIO24	H10	SCLOCK#/GPIO22
	PCH_VRM_EN	AB12	MEM_LED#/GPIO24
(91) 1.5V_SEL1	GPIO27	V13	GPIO27
(29) STP_PCI#	MI11	M11	STP_PCI#/GPIO34
	SATACLKREQ#	V6	SATACLKREQ#/GPIO35
(82) DGPU_PWR_EN#	AB7	AB7	SATA2GP/GPIO36
(88) VCORE_SEL1	AB13	AB13	SATA3GP/GPIO37
(88) VCORE_SEL2	V3	V3	SLOAD#/GPIO38
	CLK_REQ#	H3	SDATAOUT0#/GPIO39
ONE PA1ZU	GPIO45	F1	PCIECLKRQ6#/GPIO45
	GPIO46	F1	PCIECLKRQ7#/GPIO46
	SGPIO48	AB6	SDATAOUT1#/GPIO48
(32) PCH_TEMP_EN	AA4	AA4	SATA5GP/GPIO49
	SGPIO57	F8	GPIO57















Pin	Signal	GPIO	Function
CLKOUT_PCIE6N	AA4	AA4	CLKOUT_PCIE6N
CLKOUT_PCIE6P	AA4	AA4	CLKOUT_PCIE6P
CLKOUT_PCIE7N	AE48	AE48	CLKOUT_PCIE7N
CLKOUT_PCIE7P	AE48	AE48	CLKOUT_PCIE7P
A20GATE	I12	I12	A20GATE (30)
BCLK_CPU_N_PCH	AM3	AM3	BCLK_CPU_N_PCH (3)
BCLK_CPU_P_PCH	AM1	AM1	BCLK_CPU_P_PCH (3)
H_PECI	BG10	BG10	H_PECI (3)
KB_RST#	T1	T1	KB_RST# (30)
H_CPUUPWRGD	BE10	BE10	H_CPUUPWRGD (3.7)
PM_THRMTRIP#_PCH	BD10	BD10	PM_THRMTRIP#_PCH
TP1	BA23	BA23	TP1
TP2	AW23	AW23	TP2
TP3	BB29	BB29	TP3
TP4	AY45	AY45	TP4
TP5	AY46	AY46	TP5
TP6	AV43	AV43	TP6
TP6	AV45	AV45	TP6
TP8	AE13	AE13	TP8
TP9	M18	TP9_PCH_1	T2563
TP10	N18	TP10_PCH_1	T2564
TP11	AI24	TP11_PCH_1	T2566
TP12	AK41	TP12_PCH_1	T2580
TP13	AK49	AK49	TP13
TP14	MS2	MS2	TP14
TP15	NS2	NS2	TP15
TP16	MS3	MS3	TP16
TP17	NS3	NS3	TP17
TP18	HI2	HI2	TP18
TP19	AA23	AA23	TP19
NC_1	AB45	AB45	NC_1
NC_2	AB38	AB38	NC_2
NC_3	AB49	AB49	NC_3
NC_4	AB4	AB4	NC_4
NC_5	TS9	TS9	NC_5
INT3_3V#	P6	INT3_3V#	T2579 IPD
TP24	CI0	CI0	TP24





HDA_SYNC: Select VCCVPM 1.5V or 1.8V (IPD)
 Low: 1.8V
 High: 1.5V



Update 1105 (R2.0)








1:Disable
0:Enable



PEREQ1:PCIEx0 & PCIEx1
 PEREQ2:PCIEx2 & PCIEx3 & SATA
 PEREQ3:PCIEx4 & PCIEx5 & PCIEx6

FS4	Function
H	FIXED PLL (Asynchronous)
L	PCI/PCIEX PLL(synchronize)








- (21) C_96M_DOT
- (21) C_96M_DOT#
- (21) C_PCH_DMI
- (21) C_PCH_DMI#


- (21) C_PCH_SATA
- (21) C_PCH_SATA#




FSLC	FSLB	FSLA	CPU(MHZ)
0	1	1	166
0	0	1	133
0	1	0	200



place on LPC_EC BUS




Update 1105 (R2.0)




Update 1105 (R2.0)

Update 1105 (R2.0)

Update 1105 (R2.0)




For IT8500 Power




For PU / PD

For EC Reset




For EC Hardware Strap

For iAMT pin name




For X'tal

Note: Cload=12.5PF place close to EC



1.0 EMI test need mount C3133 and C3134

Keyboard Connector




<Variant Name>

Thermal Policy


Input 1(sensor)

Input 2(thermtrip)




Output (shut down)

POWER GOOD DETECTER




GPU Thermal Sensor



CPU Thermal Sensor

Update 1108 (R2.0)




HYST=VCC : 10 degree
HYST=GND : 10 degree C

U7503 under CPU socket

PWM Fan

Remove diode(+5Vs to GND)
for using 4-wires PWM FAN.










ASUS		Title : AR8131	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	LAN Design IP	108	
Date: Thursday, November 12, 2009		Sheet 33 of 96	


移至 USB BOARD

<Variant Name>


		Title : 8131
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name LAN Design IP	Rev 108
Date: Thursday, November 12, 2009		Sheet 34 of 96




SPEAKER



HP and MIC



Internal MIC and AMP



www.Dr-Bios.com

Main Board


		Title : AUD_FM2010	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	38 of 95

Card Insert: Pin.10 and Pin.12 are Shorted.
Card not Insert: Pin.10 and Pin.12 are Opened.
Write Protect: Pin.11 and Pin.12 are Opened.
Write Enable: Pin.11 and Pin.12 are Shorted.

<Variant Name>


		Title : AU6433D53-GLF
ASUSTek Computer Inc.		Engineer: Fehling_Wang
Size A3	Project Name 1008P Card Reader	Rev 1.0G
Date: Thursday, November 12, 2009		Sheet 40 of 96

Reference Resistance







D3E Enable/Disable



R3309	R3308	D3E
Unmount	Mount	Enable
Mount	Unmount	Disable





- (21) PCH_C_LAN_N
- (21) PCH_C_LAN_P
- (21) PCIE_TX_LAN_P
- (21) PCIE_TX_LAN_N
- (21) PCIE_RX_LAN_N
- (21) PCIE_RX_LAN_P






Card Insert: Pin.10 and Pin.12 are Shorted.
 Card not Insert: Pin.10 and Pin.12 are Opened
 Write Protect: Pin.11 and Pin.12 are Opened.
 Write Enable: Pin.11 and Pin.12 are Shorted.




Switch Regulator






Serial EEPROM







www.Dr-Bios.com

		Title : LAN RJ45
ASUSTeK COMPUTER INC. NB4		Engineer: James1_Wu
Size Custom	Project Name M52J	Rev 1.3
Date: Thursday, November 12, 2009		Sheet 42 of 99

www.Dr-Bios.com







Update 1110 (R2.0)



www.Dr-Bios.com



LPC Debug Port







Max 150mA
+5VS - R4547 1 2 00hm N/A
+3VS - R4546 1 2 00hm @




CNF9059 need +3VS






1.0 EMI test need mount D4506 and D4507




www.Dr-Bios.com








change pin define
A0 TO A1

S=0 for VGA output
S=1 for PCH output




PISV330SWE bandwidth=570MHz
PCH analog RAMDAC=350MHz.
(2048x1536 with 32bit color at 75Hz)





S=0 for VGA output
S=1 for PCH output



Update 1108 (2.0) EMI Add




www.Dr-Bios.com




www.Dr-Bios.com

Main Board


ODD




HDD (1st)




USB ports









www.Dr-Bios.com

Main Board

		Title : SIO ****	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size C	Project Name M60JV	Rev 1.01	
Date: Thursday, November 12, 2009		Sheet	55 of 96



Change LED part number



www.Dr-Bios.com



Main Board

		Title : PCI ****	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	56 of 95


www.Dr-Bios.com

Main Board

		Title : DJ ****	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	59 of 95



BLUETOOTH



www.Dr-Bios.com

Main Board

		Title : TPM_****	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	62 of 95

www.Dr-Bios.com


Main Board

		Title : FP_FP Conn	
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: Thursday, November 12, 2009		Sheet	63 of 95


www.Dr-Bios.com

		Title : TUN_TV Tuner
ASUSTeK COMPUTER INC. NB4		Engineer: CH_Lin
Size C	Project Name M60JV	Rev 1.01
Date: Thursday, November 12, 2009		Sheet 64 of 95


For CPU





For GPU




For 橢圓定位孔



HHD 呼吸孔





www.Dr-Bios.com

www.Dr-Bios.com

		Title :OTH_LCM	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>CH_Lin</i>	
Size	Project Name	Rev	
C	M60JV	1.01	
Date: <i>Thursday, November 12, 2009</i>		Sheet	68 of 96

www.Dr-Bios.com

www.Dr-Bios.com




		Title :
ASUSTeK COMPUTER INC. NB4		Engineer:
Size Custom	Project Name M60JV	Rev 1.01
Date: Thursday, November 12, 2009		Sheet 70 of 96





www.Dr-Bios.com

		Title :	
ASUSTEK COMPUTER INC. NB4		Engineer:	
Size	Project Name	Rev	
C	M60JV	1.01	
Date:	Thursday, November 12, 2009	Sheet	71 of 96


U7201B

MULTI GFX













MEM_CALRX[2:0]
M92-M2 unmount R7203-R7207
Park mount R7203-R7207












PARK-M2:
L27: NC_MEM_CALRN0
N12: MEM_CALRN1
AG12: NC_MEM_CALRN2
M12: MEM_CALRP1
M27: NC_MEM_CALRP0
AH12: NC_MEM_CALRP2




Park FB_VDDC1 feedback path.







































Dual RANK termination might be required.






For switchable graphic







DPE: LVDS
 DPB: HDMI
 DAC1: CRT




www.DIPBios.com




Memory Size:



Audio function:



Memory Type:



Dual Rank DDR3 1GB need AMD check pull low or high for following DDR3 VRAM
 03G15163820 DDR3 64M*16-1.2 FBGA-96 SAMSUNG/K4W1G1646E-HC12
 03G151638421 DDR3 64M*16-1.2 FBGA-96 HYNIX/H5TQ1G638FR-12C

Vendor	DVFDATA3.2.1.0	ID	DDR Memory Type	Channel Size
Infineon (Gimonda)	0000	0	32M*16 (256M)	B channel (399 MB)
	0001	1	32M*16 (256M)	2 AB channel
	0010	2	64M*16 (512M)	A channel (399 MB) B channel (399 MB)
Samsung	0100	0	64M*16 (512M)	B channel
	0110	1	64M*16 (512M)	B channel
	0111	7	32M*16 (256M)	B channel (399 MB)
	1000	0	32M*16 (256M)	B channel (399 MB)
	1001	0	32M*16 (256M)	2 AB channel
Hynix	1010	10	64M*16 (512M)	A channel (399 MB) B channel (399 MB)
	1101	11	64M*16 (512M)	B channel
	1102	12	768	768
	1110	13	768	768
Eplida	1110	14	64M*16 (512M)	2 AB channel

Vendor	DVFDATA3.2.1.0	ID	DDR Memory Type	Channel Size
Gimonda	0000	0	32M*16 (256M)	B channel
	0001	1	32M*16 (256M)	B channel dual link
	0010	2	64M*16 (512M)	B channel
Samsung	0100	0	64M*16 (512M)	B channel
	0110	1	64M*16 (512M)	B channel
	0111	7	32M*16 (256M)	B channel dual link
	1000	0	32M*16 (256M)	B channel
	1001	0	32M*16 (256M)	B channel dual link
Hynix	1010	10	64M*16 (512M)	B channel
	1101	11	64M*16 (512M)	B channel dual link
	1102	12	768	768
	1110	13	768	768

TX_PWRB_ENB	GPIO_0	Transmitter Power Savings Enable 0: 50% Tx output swing Note: This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements (see the PCI Express - Mobile Graphics Low-Power Addendum). 1: Full Tx output swing	0 (Internal pull-down)	0 (If the PCIe bus design meets the "Low Loss Interconnect" requirements) Otherwise: 1: Must be pulled to 3.3 V at reset using ~3-K (5%) resistor
TX_DEEMPH_EN	GPIO_1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled. Note: This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements (see the PCI Express - Mobile Graphics Low-Power Addendum). 1: Tx de-emphasis enabled.	0 (Internal pull-down)	0 (If the PCIe bus design meets the "Low Loss Interconnect" requirements) Otherwise: 1: Must be pulled to 3.3 V at reset using ~3-K (5%) resistor (e.g. MCM and add-in boards).
BIF_GEN2_EN_A	GPIO_2	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on. 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on. Note: This pin strap should be pulled to high (GPIO_2 = 1) when performing PCI Express electrical compliance testing at 5 GT/s using a CDB (compliance base board).	0 (Internal pull-down)	0 5.0 GT/s capability will be controlled by software.
VGA_DIS	GPIO_9_ROMSI	VGA Disable determines whether or not the card will be recognized as the system's VOA controller (via the SUBCLASS field in the PCI configuration space): 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VOA controller	0 (Internal pull-down)	0 Do not populate. Provide pad with option to pull to 3.3 V (VDDR3).
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO_13 GPIO_12 GPIO_11	a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. See "ROM Configurations" on page 3-33. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. See "Primary Memory Aperture size requested at PCI Configuration" on page 3-33	0 (Internal pull-down)	Design dependent. See description for more information.

POWERPLAY Interface				
Pin Name	Type	Pd/Pu	Description	
GPIO_5_AC_BATT	I/O	Pd-reset	GPIO_5_AC_BATT is an optional input which allows the system to request a fast power reduction by setting GPIO_5_AC_BATT to low (0V). The resulting state transition may disturb the display momentarily. Power reductions that are less time critical should use the standard software methods only in order to prevent display disturbances.	
GPIO_6 GPIO_15_PWRCTRL_0 GPIO_16_SSN GPIO_20_PWRCTRL_1	I/O	Pd-reset 3.3 V VDDR3	Voltage control signals for the core (VDDC) and VDDCI. At Reset, these signals will be inputs with weak internal pull-down resistors. VBIOS can define all voltage control signals to be either 3.3V or open drain outputs (all signals must be the same type). The output state (high/low) of these signals is programmable for each PlayPlay state. (Optional) Voltage control signal for memory voltage regulator. Note that this signal must be low (0 V) at reset (failure to do so will prevent booting).	
GPIO_21_BB_EN	I/O			

CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS X = DO NOT INSTALL RESISTOR + = INSTALL IN RESISTOR - = DESIGN DEPENDENT N = NOT APPLICABLE
TX_PWRB_ENB	GPIO0	PCI FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCI EXPRESS TRANSMITTER DE-EMPHASIS ENABLED	X
RESERVED	GPIO8	RESERVED	0
RESERVED	GPIO23	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X X
ROMDFQ20	GPIO(3:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RVD0	HSYNC	RESERVED	0
AUD[1]	GENERIC	RESERVED	X
AUD[0]	HSYNC	SEE DATABOOK FOR DETAIL	X
AUD[2]	VSYNC	SEE DATABOOK FOR DETAIL	X

AMD RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
HSYNC	GENERIC	RESERVED	0
GPIO2	GPIO1	RESERVED	0

BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device Note that when an external BIOS ROM device is used, GPIO_22_ROMCSB also connects to the ROM device's chip select (active low)	0 (Internal pull-down)	Design dependent. See description for more information.
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI. HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	0 (Internal pull-down)	Design dependent. See description for more information.
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it should try to sense whether or not a VIP device is connected on the VIP Host interface. 0 - Driver would ignore the value sampled on VHAD_0 during reset 1 - Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater Chip) is connected (0 = 0 indicates yes, 1 indicates no). According to the VIP 1.1 standard, VHAD_0 is tied high, and VIP slave devices are required to drive this signal low during reset. This scheme allows for a VIP device to be connected to the graphics adapter via a daughter card. Note: If the strap is needed, it must be placed between the ball and the VSYNC output buffer. This output buffer prevents monitors from affecting the value at reset.	0 (Internal pull-down)	Design dependent. See description for more information.


REMOVED CONFIGURATION STRAPS				
Allow for pull-up pads for these straps and if these GPIOs are used, they must not conflict during reset				
RESERVED	HSYNC	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected, however, if it is connected to additional logic on the board, the logic must not allow this signal to be driven or pulled to any value except GND at reset.	0 (Internal pull-down)	Do not populate. Provide pad with option to pull to 3.3 V (VDDR3).
Pull up pads are not required for these straps but if these GPIOs are used, they must not conflict during reset.				
RESERVED	GPIO_8_ROMSO GPIO_21_BB_EN	Internal use only. THESE PADS HAVE INTERNAL PULL-DOWNS AND MUST BE 0 V AT RESET. These pads may be left unconnected, however, if they are connected to additional logic on the board, the logic must not allow these signals to be driven or pulled to any value except GND at reset.	0 (Internal pull-down)	No PAD required. Ensure that no logic conflicts with these signals during Reset.

- 64 MB GPIO
- 32 MB GPIO
- 512 MB Not Supported
- 1 GB Not Supported
- 2 GB Not Supported
- 4 GB Not Supported


D
C
B
A

D
C
B
A

		Title : VGA_M96_STRAP	
ASUSTeK COMPUTER INC. NB4		Engineer: Leon	
Size A3	Project Name K52Jr	Rev 1.0	
Date: Thursday, November 12, 2009		Sheet	79 of 99




ASUS Title: Power_Flow
 Engineer: ZHA-KIUM LIU
 Date: 2024/08/08
 Class: K00A
 File: 1/1




Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} \cdot V_o / I_o (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} \cdot V_o / I_o (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $E_{SR} / 1 = 1.5mohm$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $E_{SR} / 1 = 15mohm$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$
5. MOSFET Spec: H-side MOSFET: SI7326 L-side MOSFET: 7326	
$R_{ds(ON)} = 30mohm$ $I_{cont} = 6.5A$ $I_{peak} = 10A$	$(V_{gs} = 4.5V)$ $(T = 25^\circ C)$ $(Pause = 10us)$
$R_{ds(ON)} = 30mohm$ $I_{cont} = 6.5A$ $I_{peak} = 10A$	$(V_{gs} = 4.5V)$ $(T = 25^\circ C)$ $(Pause = 10us)$

Controller	
+5VSUS:	+3VSUS:
1. Voltage & Current: +5VSUS: 5V & 3A	1. Voltage & Current: +3VSUS: 3.3V & 3A
2. Frequency: $F = 400KHZ$	2. Frequency: $F = 500KHZ$
3. OCP: Set PR8701 = 200Kohm $l_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$	3. OCP: Set PR8703 = 200Kohm $l_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: $C_{total} = 66uF$ $I_{inrush} = 0.109A$
5. Inrush Current: $C_{total} = 88uF$ $I_{inrush} = 0.22A$	



(15A)

+VGA_VCORE
0.95V~1.2V



PWRCNTL_0	PWRCNTL_1	VGA_VCORE	
0	0	0.9	-5%
0	1	1.0	Normal
1	0	1.1	+5%
1	1	1.2	+10%

Controller

1. Voltage & Current:
+1.2VSUSO: 16A

2. Frequency:
Ton=3.85p* $R_{t(on)}$ /Vin-05=0.3us
Frequency=Vout/(Vin* T_{on})=500KHZ

Set PR8107=21.5kohm
loop=Rocp*20/Rds(on)=26A

4. Soft start time:
Soft-Star duration is 1.35ms

5. Inrush Current:
C total =220uF
I inrush=0.163A

Power stage

1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$

2. Ripple Current:
Iripple=3.74A

3. ripple voltage:
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV

4. Inductor Spec: 3. OCP:
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm

5. MOSFET Spec:
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)


<Variant Name>

ASUS Title: **Power_+VGA_VCORE**

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
C	Omega	1.0

Date: Thursday, November 12, 2009 Sheet 82 of 1



VTT_CPU_SEL1	VTT_CPU_SEL2	+VTT_CPU	
0	0	0.945	-10%
0	1	0.998	-5%
1	0	1.049	Normal
1	1	1.103	+5%







Controller

- Voltage & Current:**
+VCCP: 1.05V@10A
- Frequency:**
Ton=3.85p*Rt(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCP:**
Set PR7343=18KOhm
Iocp=Rocp*20/Rds(on)=22A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total = 200 uF
I inrush= 0.16 A

Power stage

- I/P Current:**
I in = Vo*Io/(0.75 * Vin) =2.3 A
- Ripple Current:**
Iripple=2.8A
- Dynamic:**
Ipeak=1.98A
DCR=3.3mohm
V=6.534mV
- Inductor Spec:**
Isat=16A
Idc=11A
DCR=9mOhm
- MOSFET Spec:**
H-side and L-side MOSFET:RJK0355DPA-00-JO WPAK
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)

ASUS
Title : Power +VCCP
 ASUSTeK COMPUTER INC
 Engineer:
 Size Project Name Rev 1.0
 Custom
 Date: Thursday, November 12, 2009 Sheet 83 of 1



Controller

- Voltage & Current:**
+1.8V/+1.8V&12A
- Frequency:**
 $T_{on} = 3.85 \mu s \cdot R_{t(on)} \cdot V_o / V_{in} - 0.5$
Frequency = $V_{out} / (V_{in} \cdot T_{on})$
= 500KHZ
- OCP:**
Set PR7343=18kohm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)}$
= 20 * 15 / 16.5 = 26A
- Soft start time:**
Soft-Start duration is 1.35ms
- Inrush Current:**
C total = 100uF
inrush=0.133A

Power stage




- I/P Current:**
 $I_{in} = V_o / I_o (0.8 \cdot V_{in}) = 0.947A$
- Ripple Current:**
Ripple=2.342A
- Ripple Voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 3.25A$
DCR=3.3mohm
 $V = 10.75mV$
- Inductor Spec:**
 $I_{sat} = 36A$
 $I_{dc} = 18A$
DCR=3.3mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
 $R_{ds(on)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25$)
 $I_{peak} = 120A$ (Pause < 10us)

Variant Name:

ASUS		Title: Power +1.8V&+0.9V	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, November 18, 2009	Sheet	84	of 1


SUSC#_PWR_POWER

SUSB#_PWR_POWER





<Variant Name>

		Title: Power_good_detector	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, November 12, 2009		Sheet	86 of 1




<Variant Name>

		Title : Power_for_test
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Thursday, November 12, 2009	Sheet	87 of 1



VCORE_SEL1	VCORE_SEL2	+V CORE	
0	0	0.9	-10%
0	1	0.95	-5%
1	0	1	Normal
1	1	1.05	+5%



CPU SKU	IC_CORE-MAX	I _{cpu}	CPU Gain Setting	Equivalent Gain
	Maximum CPU Core Current	(IMON=500 mV min) [A]	Set on Platform Via CSC Lines	[m0]
Feature disabled		000		
50A< I _{cpu} max ≤ 50 A		20	010	45.0
20A< I _{cpu} max ≤ 30 A		30	010	30.0
30A< I _{cpu} max ≤ 40 A		40	011	22.5
40A< I _{cpu} max ≤ 50 A		50	100	18.0
50A< I _{cpu} max ≤ 60 A		60	101	15.0
60A< I _{cpu} max ≤ 70 A		70	110	12.9
70A< I _{cpu} max ≤ 80 A		80	111	10.0


- VID[2:0] "Reserved" - default VID[2:0]='111' - option to change default should be provided on the motherboard.
- VID[5:3] will be used to provide IMON gain setting to CPU during CSC (see Section 5).
- VID[6] "Reserved" - default VID [6]='0' - option to change default should be provided on the motherboard.
- DPRSLPVR will be used to identify type of CPU core VR controller. DPRSLPVR='1' for IMVP-6.5-compliant controller.
- PSI# - "Reserved" - default PSI#='0' - option to change default should be provided on the motherboard.

Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 2.93 \text{ A}$
- Ripple Current:**
 $I_{ripple} = 7.04 \text{ A}$ $V_{rip} = 15.85 \text{ mV}$
- Dynamic:**
 $I_{peak} = 45 \text{ A}$
 $ESR = 2.25 \text{ mOhm}$
 $V = 91.1 \text{ mV}$
- Inductor Spec:**
 $I_{dc} = 38.8 \text{ A}$
 $I_{temp} = 32.5 \text{ A}$
 $DCR = 1.1 \text{ mOhm}$
- MOSFET Spec:**
 H-side MOSFET: RJK0355 L-side MOSFET: RJK0353
 $R_{ds(on)} = 16.5 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$) $R_{ds(on)} = 7.6 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$)
 $I_{cont} = 30 \text{ A}$ (T=25) $I_{cont} = 35 \text{ A}$ (T=25)
 $I_{peak} = 120 \text{ A}$ (Pause<10us) $I_{peak} = 140 \text{ A}$ (Pause<10us)
- CPU MLCC: 16*10uF**

Controller

- Voltage & Current:**
 $V_{core} = 1.05 \text{ V} / 45 \text{ A}$
- Frequency:**
 $CCM: F_{sw} = 300 \cdot 33 / R_{FS} = 300 \text{ KHZ}$
- OCP:**
 $V_{ocet} = 25 \cdot I_{lim} \cdot R_{sense}$
 $I_{lim} = 35.5 \cdot 2 = 71 \text{ A}$
- Slew rate:**
 $Slewrate = I_{ss} / PC7810 = 100 \text{ uA} / 10 \text{ nF} = 10 \text{ mV/us}$
- Inrush Current:**
 $C_{total} = 880 \text{ nF}$
 $I_{inrush} = 0.154 \text{ A}$
- Drop Resistance:**
 $R_{droop} = R1 / R2 \cdot 10 \cdot R_{sense} = 2 \text{ mohm}$



1. Adapter Threshold: 17.41V
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
2. AP4835 ID=9.2A
3. MB39A132_VREF= 5.0V
4. Input limit:
 $65W: I_{limit_current} = (V_{adj} - 0.075) / (25 * R_s) = (1.646 - 0.075) / 25 * 0.02 = 3.14A$
 $330K - 162K$
 $90W: 100K - 86.6K : I_{limit_current} = 4.49A$
5. Charging Voltage LI

VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797

6. Charging current LI

ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

- Power stage**
1. I/P Current(3S2P):
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 2.21A$
 2. Ripple Current(3S2P):
 ripple=1.18A
 3. Inductor Spec:
 $I_{sat} = 4.4A$
 $I_{dc} = 3.8A$
 $DCR = 35m\Omega$
 4. MOSFET Spec:
 $I_{dc} = 6.5A / 5.0A$
 $R_{dson} = 22 / 30m\Omega$
 $V_{gsth} = 0.8 - 1.8V$

- Controller**
1. Frequency:
 $f_{osc}(KHz) = 17000 / RT (K\Omega)$
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
 2. OCP:
 $I_{oc} = 0.2 / R_s = 10A$
 3. Soft start time:
 $t_s(s) = 0.26 * CS(uF) = 0.26 * 0.1 = 26ms$
 4. Inrush current(3S):
 $I_{inrush} = C * V / t = 9.7mA$


EC Code: 202


<Variant Name>

ASUS		Title : Power Charger	
ASUSTek Computer INC.		Engineer: Limy Ji	
Size	Project Name	Date: Thursday, November 12, 2009	Sheet 88 of 1
C	Rev	1.0	1.0


www.Dr-Bios.com

<Variant Name>

		Title : Power_Charger
ASUSTek Computer INC.		Engineer: Limy_Ii
Size	Project Name	Rev
A3	F83T	2.1G
Date: Thursday, November 12, 2009		Sheet 90 of 1



0.75VS / 0.5A




1.5V_SEL1	1.5V_SEL2	+1.5V	
0	0	1.35	-10%
0	1	1.425	-5%
1	0	1.5	Normal
1	1	1.575	+5%

Controller

- Voltage & Current:**
+1.2VSUS: 16A
- Frequency:**
Ton=3.85p*Rt(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCp:**
Set PR8107=21.5kohm
Iocp=Rocp*20/Rds(on)=26A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total =220uF
I inrush=0.163A

Power stage

- I/P Current:**
I in = Vo*Io/(0.75 * Vin) =0.85A
- Ripple Current:**
Iripple=3.74A
- ripple voltage:**
Ipeak=(vin-vo)*D/(L*Fsw)=2.07A
DCR=3.3mohm
V=6.831mV
- Inductor Spec:**
Isat=25A
Idc=15.5A
DCR=5.5mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)



Power stage

- I/P Current:**
 $I_{in} = V_o/I_o(0.75 * V_{in}) = 1.33 A$
- Ripple Current:**
 $I_{ripple} = 3A$
- Ripple Voltage:**
 $V_{ripple} = I_{ripple} * ESR = 13.5mV$
- Dynamic:**
 $I_{peak} = 10A$
 $ESR = 4.5mohm$
 $V = 40.5mV$
- Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $R_{dcmax} = 5.5mOhm$
 $R_{dcmtyp} = 5mOhm$
- MOSFET Spec:**
 H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8mOhm (V_{gs} = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause < 10us)$

Controller

- Voltage & Current:**
 $+VGFX_CORE: 1V/15A$
- Frequency:**
 $T_{on} = C_{ton} * (R_{ton} + 6.5K)$
 $C_{ton} = 16.26PF$
 $f_{sw} = 309KHZ$
- OCP:**
 $V_{ocset} = 40% I_{lim} * R_{sense}$
 $I_{max} = 30A$
- On time:**
 $T_{on} = T_{sw} * (V_{fb} + 0.075) / V_{in} = 354ns$
- Load Line:**
 $R_{droop} = A_i * R_{sense} * R1/R2$
 $= 7mohm$



www.Dr-Bios.com

<Variant Name>

		Title : Power_+VCCP
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
C		1.0
Date: Thursday, November 12, 2009		
Sheet 98 of 1		

D
C
B
A

D
C
B
A



Power On Sequence

1 → 30

AC-IN Mode

- 1 +3VA/+5VA/+3VA_EC
(to EC) 2 EC_RST#
- (EC to power) 3 VSUS_ON
+3VSUS/+5VSUS
(pull up to +3VSUS)
- (PCH to EC) 4 ME_SusPwrDnAck
(power to EC) 5 SUS_PWRGD
(EC to PCH) 6 PM_RSMRST#
- (EC to PCH) 7 ME_AC_PRESENT
(to EC) 8 PWR_SW#
(falling edge)
- (EC to PCH) 9 PM_PWRBTN#
(PCH to EC) 10 ME_PM_SLP_M#
(PCH to EC) 11 PM_SUSC#
- 12 PM_SUSB#/ME_PM_SLP_LAN#
(PCH to EC) (PCH to power)
+1.1VM_LAN
- (EC to power) 13 ME_SLP_M_EC#
+1.1VM/+3VM
- (EC to power) 14 SUSC_EC#
+1.5V/+3V/+5V
- (EC to power) 15 SUSB_EC#
+0.75VS/+1.5VS//+1.8VS/+3VS/+5VS
- (power to EC) 16 ME_+VM_PWRGD
(EC to PCH) 17 ME_PWROK
- 18 SYSTEM_PWRGD
+VTT_CPU
- (CPU to power) 19 GFX_VR_ON
- 20 +VTT_CPU_PWRGD/ 21 H_VTTPWRGD
(power to CPU)
GFX_VID
- +VGFX_CORE
- 22 GFX_PWRGD
(power to EC)
- 23 ALL_SYSTEM_PWRGD
(EC to power) 24 CPU_VRON
+V CORE
- 25 CLK_PWRGD
(inversion of CLK_EN#)
- (power to EC) 26 VRM_PWRGD
(EC to PCH) 27 PM_PWROK
- (PCH to CPU) 28 H_DRAM_PWRGD
(PCH to CPU) 29 H_CPUPWRGD
(PCH to CPU) 30 BUF_PLT_RST#

