

Compal Confidential

QBL60 Schematics Document

AMD Sabine

APU Llano / Hudson M2_M3 / Vancouver Whistler

UMA only / PX Muxless with BACO

2010-04-25

LA-7552P REV: 1.0


Dr-Bios.com

Security Classification	Compal Secret Data		Title		
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QBL60 LA-7552P	1.0
				Date: Monday, April 25, 2011	Sheet 1 of 53

Compal Confidential

Model Name : QBL60

Sabine



Security Classification	2011/04/25	Compal Secret Data	2012/04/25	Title	Compal Electronics, Inc.	
Issued Date		Deciphered Date		Block Diagrams	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				QBL60 LA-7552P	1.0	
				Date: Monday, April 25, 2011	Sheet 2 of 53	

18 PCIE_GTX_C_FRX_P[0..7]

18 PCIE_GTX_C_FRX_N[0..7]

PCIE_FTX_C_GRX_P[0..7] 18

PCIE_FTX_C_GRX_N[0..7] 18

APU To HDMI

PCIE_FTX_GRX_P[12..15] 28

PCIE_FTX_GRX_N[12..15] 28

JCPU1A		CONN@	
PCI EXPRESS		GRAPHICS	
PCIE_GTX_C_FRX_P0 AA8	P_GFX_RXP0	P_GFX_TXP0	AA2 PCIE_FTX_GRX_P0 C917/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P0
PCIE_GTX_C_FRX_N0 AA9	P_GFX_RXN0	P_GFX_TXN0	AA3 PCIE_FTX_GRX_N0 C918/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N0
PCIE_GTX_C_FRX_P1 Y7	P_GFX_RXP1	P_GFX_TXP1	Y2 PCIE_FTX_GRX_P1 C919/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P1
PCIE_GTX_C_FRX_N1 Y8	P_GFX_RXN1	P_GFX_TXN1	Y1 PCIE_FTX_GRX_N1 C920/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N1
PCIE_GTX_C_FRX_P2 W5	P_GFX_RXP2	P_GFX_TXP2	Y4 PCIE_FTX_GRX_P2 C921/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P2
PCIE_GTX_C_FRX_N2 W6	P_GFX_RXN2	P_GFX_TXN2	Y5 PCIE_FTX_GRX_N2 C922/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N2
PCIE_GTX_C_FRX_P3 W8	P_GFX_RXP3	P_GFX_TXP3	W2 PCIE_FTX_GRX_P3 C923/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P3
PCIE_GTX_C_FRX_N3 W9	P_GFX_RXN3	P_GFX_TXN3	W3 PCIE_FTX_GRX_N3 C924/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N3
PCIE_GTX_C_FRX_P4 V7	P_GFX_RXP4	P_GFX_TXP4	V2 PCIE_FTX_GRX_P4 C925/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P4
PCIE_GTX_C_FRX_N4 V8	P_GFX_RXN4	P_GFX_TXN4	V1 PCIE_FTX_GRX_N4 C926/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N4
PCIE_GTX_C_FRX_P5 U5	P_GFX_RXP5	P_GFX_TXP5	V4 PCIE_FTX_GRX_P5 C927/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P5
PCIE_GTX_C_FRX_N5 U6	P_GFX_RXN5	P_GFX_TXN5	V5 PCIE_FTX_GRX_N5 C928/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N5
PCIE_GTX_C_FRX_P6 U8	P_GFX_RXP6	P_GFX_TXP6	U2 PCIE_FTX_GRX_P6 C929/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P6
PCIE_GTX_C_FRX_N6 U9	P_GFX_RXN6	P_GFX_TXN6	U3 PCIE_FTX_GRX_N6 C930/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N6
PCIE_GTX_C_FRX_P7 T7	P_GFX_RXP7	P_GFX_TXP7	T2 PCIE_FTX_GRX_P7 C931/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P7
PCIE_GTX_C_FRX_N7 T8	P_GFX_RXN7	P_GFX_TXN7	T1 PCIE_FTX_GRX_N7 C932/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N7
X R5	P_GFX_RXP8	P_GFX_TXP8	T4 X
X R6	P_GFX_RXN8	P_GFX_TXN8	T5 X
X R8	P_GFX_RXP9	P_GFX_TXP9	R2 X
X R9	P_GFX_RXN9	P_GFX_TXN9	R3 X
X P7	P_GFX_RXP10	P_GFX_TXP10	P2 X
X P8	P_GFX_RXN10	P_GFX_TXN10	P1 X
X N5	P_GFX_RXP11	P_GFX_TXP11	P4 X
X N6	P_GFX_RXN11	P_GFX_TXN11	P5 X
N8	P_GFX_RXP12	P_GFX_TXP12	N2 PCIE_FTX_GRX_P12
N9	P_GFX_RXN12	P_GFX_TXN12	N3 PCIE_FTX_GRX_N12
M7	P_GFX_RXP13	P_GFX_TXP13	M2 PCIE_FTX_GRX_P13
M8	P_GFX_RXN13	P_GFX_TXN13	M1 PCIE_FTX_GRX_N13
L5	P_GFX_RXP14	P_GFX_TXP14	M4 PCIE_FTX_GRX_P14
L6	P_GFX_RXN14	P_GFX_TXN14	M5 PCIE_FTX_GRX_N14
L8	P_GFX_RXP15	P_GFX_TXP15	L2 PCIE_FTX_GRX_P15
L9	P_GFX_RXN15	P_GFX_TXN15	L3 PCIE_FTX_GRX_N15

For UMA Mux.

2


1

0

To HDMI

CK

CPU TSI interface level shift



BSH111, the Vgs is:
min = 0.4V
Max = 1.3V



To EC

GPP		GLAN		WLAN	
29 PCIE_DTX_C_FRX_P0 AC5	P_GPP_RXP0	P_GPP_TXP0	AD4 PCIE_FTX_DRX_P0 C950 1 2 0.1U_0402_16V7K	PCIE_FTX_C_DRX_P0	29
29 PCIE_DTX_C_FRX_N0 AC6	P_GPP_RXN0	P_GPP_TXN0	AD5 PCIE_FTX_DRX_N0 C951 1 2 0.1U_0402_16V7K	PCIE_FTX_C_DRX_N0	29
32 PCIE_DTX_C_FRX_P1 AC8	P_GPP_RXP1	P_GPP_TXP1	AC2 PCIE_FTX_DRX_P1 C952 1 2 0.1U_0402_16V7K	PCIE_FTX_C_DRX_P1	32
32 PCIE_DTX_C_FRX_N1 AC9	P_GPP_RXN1	P_GPP_TXN1	AC3 PCIE_FTX_DRX_N1 C953 1 2 0.1U_0402_16V7K	PCIE_FTX_C_DRX_N1	32
X AB7	P_GPP_RXP2	P_GPP_TXP2	AB2 X		
X AB8	P_GPP_RXN2	P_GPP_TXN2	AB1 X		
X AA5	P_GPP_RXP3	P_GPP_TXP3	AB4 X		
X AA6	P_GPP_RXN3	P_GPP_TXN3	AB5 X		

DMI-CPU		UMI			
13 UMI_MTX_C_FRX_P0 AF8	P_UMI_RXP0	P_UMI_TXP0	AF1 UMI_FTX_MRX_P0 C956 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_P0	13
13 UMI_MTX_C_FRX_N0 AF7	P_UMI_RXN0	P_UMI_TXN0	AF2 UMI_FTX_MRX_N0 C957 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_N0	13
13 UMI_MTX_C_FRX_P1 AE6	P_UMI_RXP1	P_UMI_TXP1	AF5 UMI_FTX_MRX_P1 C958 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_P1	13
13 UMI_MTX_C_FRX_N1 AE5	P_UMI_RXN1	P_UMI_TXN1	AF4 UMI_FTX_MRX_N1 C959 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_N1	13
13 UMI_MTX_C_FRX_P2 AE9	P_UMI_RXP2	P_UMI_TXP2	AE3 UMI_FTX_MRX_P2 C960 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_P2	13
13 UMI_MTX_C_FRX_N2 AE8	P_UMI_RXN2	P_UMI_TXN2	AE2 UMI_FTX_MRX_N2 C961 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_N2	13
13 UMI_MTX_C_FRX_P3 AD8	P_UMI_RXP3	P_UMI_TXP3	AD1 UMI_FTX_MRX_P3 C962 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_P3	13
13 UMI_MTX_C_FRX_N3 AD7	P_UMI_RXN3	P_UMI_TXN3	AD2 UMI_FTX_MRX_N3 C963 1 2 0.1U_0402_16V7K	UMI_FTX_C_MRX_N3	13



Power Sequence of APU



To LVDS Translator

To FCH VGA ML

100MHz



100MHz_NSS

Close to Header

Route as differential with VSS_SENSE

APU_VDDNB_RUN_FB_L route as differential

APU_VDD_RUN_FB_L route as differential



To LVDS Translator

To FCH

AUX 2-5 are for GFX interface use, they could be selected to I2C or AUX logic

VDDIO level Need Level shift

VDDIO level Need Level shift

VDDIO level Need Level shift

Change to unpop (DG ref.) 20101111

Asserted as an input to force the processor into the HTC-active state

THERMTRIP shutdown temperature: 125 degree




Indicates to the FCH that a thermal trip has occurred. Its assertion will cause the FCH to transition the system to S5 immediately

HDT Debug conn

Cut on CPU side, Debug mount

Llano do not support this thermal die

If not used, pins are left unconnected (DG ref.) 20101111




Security Classification	Compal Secret Data	Title	AMD FS1 Display / MISC / HDT
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	QBL60 LA-7552P	Rev	1.0
Date	Monday, April 25, 2011	Sheet	8 of 53

HPD


Translator HPD

From Translator




CRT HPD

From FCH




HDMI HPD


From HDMI Conn




Panel ENBKL




Panel ENVDD




Panel PWM





Q15 / Q19 / Q21 change to SB000006A00
20101228



Security Classification	Compal Secret Data			Title	AMD FS1 Singal Level Shifter	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Document Number	QBL60 LA-7552P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	
				Date:	Monday, April 25, 2011	Sheet 10 of 53




- DDR*_SDQ[0..63] DDR*_SDQ[0..63] 7
- DDR*_SDM[0..7] DDR*_SDM[0..7] 7
- DDR*_SMA[0..15] DDR*_SMA[0..15] 7



DIMM_A STD H:9.2mm
 <Address: 00>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QBL60 LA-7552P
Date:	Monday, April 25, 2011	Sheet	11	of 53



PCI Host Bus Reset (To EC)

6 UMI_MTX_C_FRX_P0
6 UMI_MTX_C_FRX_N0
6 UMI_MTX_C_FRX_P1
6 UMI_MTX_C_FRX_N1
6 UMI_MTX_C_FRX_N2
6 UMI_MTX_C_FRX_P3
6 UMI_MTX_C_FRX_N3

6 UMI_FTX_C_MRX_P0
6 UMI_FTX_C_MRX_N0
6 UMI_FTX_C_MRX_P1
6 UMI_FTX_C_MRX_N1
6 UMI_FTX_C_MRX_P2
6 UMI_FTX_C_MRX_N2
6 UMI_FTX_C_MRX_P3
6 UMI_FTX_C_MRX_N3

GPP Port0 For USB30 on SUS/B
GPP Port1 For USB30 on M/B 20101103

+1.1VS_CKVDV R833 1 2K 0402 1% CLK_CALRN F27

For "EXT" CLK mode, input to PCIE,

8 APU_DISP_CLKP
8 APU_DISP_CLKN

26 TRAVIS_CLKP
26 TRAVIS_CLKN

8 APU_CLKP
8 APU_CLKN

18 CLK_PEG_VGA
18 CLK_PEG_VGA#

29 CLK_PCIE_LAN
29 CLK_PCIE_LAN#

32 CLK_PCIE_MINI#
32 CLK_PCIE_MINI#





















F33
F31

E33
E31



M23
M24

M27
M26

N25
N26




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
File No.	Document Number	Title	
R206	QBL60 LA-7552P	Hudson-M2/M3-UMI/PCI/CLOCK/LPC/RTC	
Date:	Monday, April 25, 2011	Sheet	13 of 53



Security Classification	Compal Secret Data	Title	Hudson-M2/M3-SATA/GBE/HWM	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				QBL60 LA-7552P
Date:	Monday, April 25, 2011	Sheet	15	of 53

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23	
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT






GFX PCIE LANE REVERSAL



For UMA Mux.

<DIGON>
Controls panel digital power on/off.
Active High ,external PD need

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	Vancouver_PCIE / LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Monday, April 25, 2011
				Sheet	18 of 53
				Rev	1.0
				Part Number	QB160 LA-7552P

Strap Name	Pin Straps description <all Internal PD>	Setting
VIP_DEVICE_EN (GENLK_VSYNC)	VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13,12,11 (config 2,1,0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	001
CONFIG[1]		
CONFIG[0]		
BIOS_ROM_EN	Enable external BIOS ROM device (Internal PD) 0: Diabie, 1: Enable	0
AUD[1]	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	00
AUD[0]		
BIF_GEN2_EN	0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI

Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour
NC on Park, Robson

NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs

NC on Park, Robson and Seymour


Not share via for other GND

NC on Whistler and Seymour

Whistler and Seymour Except A2VSSQ change to TSVSSQ, others are NC

NC on Park, Robson and Seymour

NC on Park, Robson and Seymour




GPIO5 fast-power reduction: HW control will cause display disturb should use SW method control
GPIO6 voltage control signal, No use can NC!

GPIO7 Controls backlight on/off. Active High, need external PD
If GPIO22 High, GPIO 11-13->CFG[0:2] Config ROM type, GPU has internal PD









GPIO6,15,16,20
Voltage control signal
GPIO6,15 no use can NC
Thermal monitor interrupt
Critical temperature fault

Reserved


External BIOS device
DN(1)/OFF(0) Inter PD
Internal Debug
no use can floating
OH(1)/OFF(0)
Stereo Sync
no use can NC
For ATI Cross fire
no use can NC




VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung	BA1000430 64M16x8 K4W1G1646C-BC11	0	0	0	0
Samsung	BA0000470A 128M16x8 K4W2G1646C-BC11	0	0	0	1
Hynix	BA100041S60 64M16x8 H5TQ1663DFR-11C	0	1	0	0
Hynix	BA00003Y030 128M16x8 H5TQ2638FR-11C	0	1	0	1








GPIO8 Serial-ROM output from ROM, if GPIO22 High, GPIO 11-13->CFG[0:2]
GPIO9 Serial-ROM input to ROM, Config ROM type, GPU has internal PD
GPIO10 Serial-ROM clock to ROM, if GPIO22 Low, GPIO 11-13->CFG[0:2]
GPIO22 external BIOS-ROM enable, Config Primary memory-aperture size
CFG[3:0] 128MB 000
GPIO22 256MB 001
Enable need 3K PH, no use must NC 64MB 010






Park&Seymour is single channel for memory (channel B only)











Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title
				VRAM_DDR3 / Channel A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev
				1.0
				Date: Monday, April 25, 2011
				Sheet 23 of 53




Pull high for Madison and Park...



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VRAM_DDR3 / Channel B
				Document Number
				QBL60 LA-7552P
				Rev 1.0
				Date: Monday, April 25, 2011
				Sheet 24 of 53







Place via on each trace bus and let resistor very close the via




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS Translator-ANX3110 Size: Custom Document Number: QBL60 LA-7552P Rev: 1.0	
Date:	Monday, April 25, 2011	Sheet:	26	of:	53


CRT




Panel LCDVDD Control




Panel Backlight Control





Panel PWM Control



For EMI, close to JLVDS1.







Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/04/25	P10-LVDS/CRT CONN	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		C	QBL60 LA-7552P
		Date	Monday, April 25, 2011
		Sheet	27 of 53



UMA use 604 ohm
VGA use 499 ohm

From APU


From APU	Component	Value	Component	Value	Component	Value
6 PCIE_FTX_GRX_N12	C1166	2	1 0.1U_0402_16V7K	HDMI C_TX2-	R784	2 604_0402_1%
6 PCIE_FTX_GRX_P12	C1167	2	1 0.1U_0402_16V7K	HDMI C_TX2+	R786	2 604_0402_1%
6 PCIE_FTX_GRX_N13	C1168	2	1 0.1U_0402_16V7K	HDMI C_TX1-	R788	2 604_0402_1%
6 PCIE_FTX_GRX_P13	C1169	2	1 0.1U_0402_16V7K	HDMI C_TX1+	R790	2 604_0402_1%
6 PCIE_FTX_GRX_N14	C1170	2	1 0.1U_0402_16V7K	HDMI C_TX0-	R792	2 604_0402_1%
6 PCIE_FTX_GRX_P14	C1171	2	1 0.1U_0402_16V7K	HDMI C_TX0+	R795	2 604_0402_1%
6 PCIE_FTX_GRX_N15	C1172	2	1 0.1U_0402_16V7K	HDMI C_CLK-	R797	2 604_0402_1%
6 PCIE_FTX_GRX_P15	C1173	2	1 0.1U_0402_16V7K	HDMI C_CLK+	R799	2 604_0402_1%



For ESD request.

For ESD request.

Security Classification	Compal Secret Data	Title	HDMI Connector
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	QBL60 LA-7552P
Date	Monday, April 25, 2011	Sheet	28 of 53




Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P26-HD CODEC ALC259	
				Document Number	Rev
				QBL60 LA-7552P	1.0
				Date:	Monday, April 25, 2011
				Sheet	30 of 53

Mini-Express Card for WLAN/WiMAX(Half)

Mini-Express Card(WLAN/WiMAX)





Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


LPC_FRAME# R	R1573	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	13,36
LPC_AD3 R	R1574	1	2	0.0402 5%	LPC_AD3	LPC_AD3	13,36
LPC_AD2 R	R1576	1	2	0.0402 5%	LPC_AD2	LPC_AD2	13,36
LPC_AD1 R	R1578	1	2	0.0402 5%	LPC_AD1	LPC_AD1	13,36
LPC_AD0 R	R1579	1	2	0.0402 5%	LPC_AD0	LPC_AD0	13,36
PLT_RST# R	R1580	1	2	0.0402 5%	PLT_RST#	PLT_RST#	13
CLK_PCIE_DB					CLK_PCIE_DB	CLK_PCIE_DB	13

For EC to detect debug card insert.

LED




ESD




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	P28-Mini PCIE/LED
Size	Document Number	QBL60 LA-7552P	Rev 1.0
Date	Monday, April 25, 2011	Sheet	32 of 53

SATA HDD Conn.














SATA ODD FFC Conn.



Dr-Bios.com


Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
		Document Number	Rev	
		QBL60 LA-7552P	1.0	
		Date	Monday, April 25, 2011	Sheet 33 of 53




CB=0	Auto detection charger identification active
CB=1	Connect DP/DM to TDP/TDM

ON/OFF switch Power Button



Place SW4 on Bottom Side.
























Fan Control Circuit



EC BIOS ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				QBL60 LA-7552P	
				Date:	Monday, April 25, 2011
				Sheet	35 of 53
				Rev	1.0



Delay EC_PWROK 50ms for VGA criteria


Delay SUSP# 10ms

Reserve for EMI, close to EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE KB930	
Size	Document Number	Date		Rev	
B	QBL60 LA-7552P	Monday, April 25, 2011		1.0	
Date				Sheet 36 of 53	

INT_KBD Conn.






ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	26.1K	0.683V
1	R02 ER	100K	34.8K	0.851V
2	R10 PR	100K	46.4K	1.045V
3	Reserve	100K	56.2K	1.187V

Analog Board ID definition




To TP/B Conn.






Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc.	
			P33-Other IO/USB (right)	
Size Custom	Document Number	QBL60 LA-7552P		Rev 1.0
Date: Monday, April 25, 2011	Sheet 37		of 53	


+5VALW TO +5VS (5A)



+1.1VALW TO +1.1VS (1.1A)





+3VALW TO +3VS (3.3A)




VGA Power



+1.5V to +1.5VSG (1.5A)



+1.5V TO +1.5VS (1.5A)




+3VS to +3VSG (3.3A)



Security Classification	Compal Secret Data	Title	DC Interface
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	QBL60 LA-7552P	Rev	1.0
Date	Monday, April 25, 2011	Sheet	38 of 53

(B+ 6A,240mils ,Via NO.= 12)




2S: Float
3S: GND

CP= 85%*Iada;
Iada=0~4.737A (90W); CP=4.03A; where Racdet=0.020ohm, where Rtop=12.4K
90W for Dis:Rtop:SD00000AJ80
Iada=0~3.421A (65W); CP=2.91A; where Racdet=0.020ohm, where Rtop=226K
65W for UMA:Rtop:SD034226380
Astro2010_01_15 need confirm P/N

CP mode
Vaclim=VREF*(Rbot//Rinternal/(Rtop//Rinternal+Rbot//Rinternal))
when 90W Vaclim=2.39*(20K//152K/(20K//152K+12.4K//152K))=1.44966V
when 65W Vaclim=2.39*(20K//152K/(20K//152K+226K//152K))=0.38914V
Iinput=(1/Racdet)*(0.05*Vaclim/VREF+0.05)
when 90W, Iinput=(1/0.02)*(0.05*1.44966/2.39+0.05)=4.02A
when 65W, Iinput=(1/0.02)*(0.05*0.38914/2.39+0.05)=2.92A




CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V-3.048V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V




Security Classification		Compal Secret Data	
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	1.0	
Date:	Monday, April 25, 2011	Sheet	39 of 53



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	DCIN / BATT CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	NCL61 LA-6321P M/B		Rev	1.0
Date:	Monday, April 25, 2011	Sheet	40	of	53




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

Security Classification	Compal Secret Data	Title
Issued Date	2011/04/25	Deciphered Date
2012/04/25		Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev
3.3VALWP/5VALWP		1.0
Date: Monday, April 25, 2011		Sheet 41 of 53

Compal Electronics, Inc.

3.3VALWP/5VALWP


QBL60 LA-7552P




<Vo=1.8V> VFB=0.6V
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$

Dr-Bios.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NCL61 LA-6321P M/B	1.0
Date: Monday, April 25, 2011		Sheet 42 of 53			



(8A, 320mils, Via NO. = 16)







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VP	
Size	Document Number			Rev	
	QBL60 LA-7552P			1.0	
Date:	Monday, April 25, 2011	Sheet	43	of	53




Dr-Pin.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR+1.1VALWP		
				Size Custom	Document Number	Rev
				QBL60 LA-7552P		
Date:				Monday, April 25, 2011	Sheet	44 of 53



Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Monday, April 25, 2011			Sheet	45 of 53

Dr-Bios.com




$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$


$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$

Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title	PWR +CPU_CORE+CPU_CORE_NB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				QBL60 LA-7552P	Rev 1.0
				Date	Monday, April 25, 2011
				Sheet	47 of 53



GPU VID1	GPU VID0	Whistler Pro
X	L	1.0V
X	H	0.9V
H	L	
H	H	




Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				OBI60 LA-7551P
				1 of 1
				0216 Monday, April 25, 2011 10:00:43 AM

Dr. Bios.com

POWER SEQUENCE




Dr-Bios.com


Signal	Value	Unit
APU_RST#	1ms	T8C=2.3ms
PLT_RST#	101ms	T9=113ms
A_RST#	101ms	T9A=113ms
FCH_PWRGD	98ms	T7=150ms
APU_PWRGD	98ms	T7=150ms
VGATE	101ms	T9=113ms
V6A_ON	101ms	T9=113ms
+1.8VS6/+1.0VS6	101ms	T9=113ms
+1.1VS	101ms	T9=113ms
VLDT_EN	101ms	T9=113ms
V6A_PWRGD	101ms	T9=113ms
VR_ON	101ms	T9=113ms
1_5_VDDC_PWREN	101ms	T9=113ms
+V6A_CORE/+1.5VSG	101ms	T9=113ms
+1.8VS6/+1.0VS6	101ms	T9=113ms
+1.1VS	101ms	T9=113ms
V6A_ON	101ms	T9=113ms
+1.1VS	101ms	T9=113ms
VLDT_EN	101ms	T9=113ms
+1.05VS/-0.75VS	101ms	T9=113ms
+1.8VS	101ms	T9=113ms
+3VS	101ms	T9=113ms
+5VS	101ms	T9=113ms
SUSP#	101ms	T9=113ms
+1.5V	101ms	T9=113ms
SYSON	101ms	T9=113ms
SLP_S3#	101ms	T9=113ms
SLP_S5#	101ms	T9=113ms
PBTN_OUT#	101ms	T9=113ms
RTC_CLK	101ms	T9=113ms
EC_RSTMRST#	101ms	T9=113ms
+1.1VALW	101ms	T9=113ms
+3VALW	101ms	T9=113ms
+5VALW	101ms	T9=113ms
ACIN/BATT-IN	101ms	T9=113ms

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		For AMD request	0.11	PG#26	Translator change to ANX3110	03/15	ER
2		For AI charge function	0.11	PG#34	Add U2 & U56	03/15	ER
3		For PBL60 MEMO	0.11	PG#32	Change LED1 to Green color.	03/15	ER
4		For switch quality of ME.	0.11	PG#37	Change SW5,SW6 to 100g switch for ME.	03/15	ER
5		For LED brightness.	0.11	PG#32	Change R1584 to 200 ohm. Change R1586,R1588,R1591,R1592,R1593 to 100 ohm	03/15	ER
6		For DFB.	0.12	PG#11	JDIMM1 footprint change to FOX_AS0A626-J8SG-7H_204P-T	03/17	ER
7		For USB3.0 & AI charge.	0.12	PG#34	USBP0 connect to JUSB1 and USBP10 connect to JUSB2.	03/17	ER
8		For Back light function.	0.12	PG#36	U31.15 connect to ENBKL from APU.	03/17	ER
9		For HDMI HPD issue.	0.12	PG#10	Q34 change to 2N7002(ESD) Add R469 to +1.5VS.	03/19	ER
10		For DP0_HPD & DP1_HPD from AMD recommend.	0.12	PG#10	Swap Q13.1 & Q13.3, R618 unmount. Swap Q16.1 & Q16.3, R627 unmount.	03/19	ER
11		For Travis Vendor request	0.12	PG#26	Del DP0_TXN0_C & DP0_TXP0_C	03/22	ER
12		For LED1	0.12	PG#32	LED1 connect to +3VALW	03/22	ER
13		For EC SMBUS	0.2	PG#36	R1021,R1022 change to install.	03/24	ER
14		For Sourcer recommend	0.2		SE100105Z80 change to SE000000K80	03/24	ER
15		For Sourcer recommend	0.2		SE103225Z80 change to SE000008880	03/24	ER
16		For Sourcer recommend	0.2		SB000006A00 change to SB000006A10	03/24	ER
17		For Thermal	0.2	PG#37	Del H4	03/24	ER
18		For +5VS rising time	0.2	PG#38	R1103 change to 47K	03/24	ER
19		For Crystal EA	0.2	PG#29	C1634 change to 12P & C1633 change to 15P	03/24	ER
20		For Crystal EA	0.2	PG#13	C1200 & C1201 change to 12P	03/24	ER
21		For Crystal EA	0.2	PG#19	C353 change to 15P & C354 change to 12P	03/24	ER
22		For EMI request	0.2	PG#36	R1033 change to SM01000DI00 R1055 change to 33 ohm	03/24	ER
23		For EMI request	0.2	PG#28	L38,L39,L40,L41 change to SM070001S00	03/24	ER
24		For EMI request	0.2	PG#27	D1,D2,D3,D6 change to install	03/24	ER
25		For Crystal EA	0.2	PG#13	C1205,C1206 change to 10P	03/24	ER
26		For AI charge	0.2	PG#36 PG#34	U2 reserve CEN# to EC	03/25	ER
27		For AMD spec	0.2	PG#27	R1642 & R1646 change to 4.6K ohm	03/29	ER

Security Classification	Compal Secret Data	Title	
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		QBL60 LA-7552P	1.0
Date: Monday, April 25, 2011		Sheet	51 of 53




Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		For EMI request	0.2	PG#30	R1555,R1556,R1557,R1558 change to 0.1uF	03/29	ER
2		For share ROM request	0.2	PG#15 PG#16	U28,R626,R934,R935,R35 change to Un-install R921 change un-install & U910 change to install	03/29	ER
3		For EMI request	0.2	PG#34	D5 change to SC300001Y00	03/29	ER
4		For +3VS leakage from CRT	0.21	PG#27	Add Q101,R1644,R1645 Del R4,R31	03/31	ER
5		For Crystal EA	0.21	PG#13	Y4 change to SJ100007N00 (32.768KHZ 7PF)	03/31	ER
6		For HDMI EA	0.21	PG#34	D32.5 change to connect +5VALW from +5VS	03/31	ER
7		For EMC team requirement (ISN).	0.22	PG#29	Change C1636 from 1000pF to 120pF.	04/19	PR
8		For Thermal team recommend.	0.22	PG#19	Add R78, R79 and reserve R80, R82.	04/19	PR
9		Reserve PX_EN signal.	0.22	PG#36	Reserve PX_EN in EC pin 74.	04/19	PR
10		Follow ME BOM.	0.22	PG#11 PG#12	Swap the location of JDIMM1 & JDIMM2.	04/19	PR
11		Don't use for MP.	0.22	PG#35	Unstuff SW4.	04/19	PR
12		Update Board ID for PR (R1.0).	0.22	PG#37	Change R1026 to 46.4K ohm.	04/19	PR
13		DFM team requirement.	0.22	PG#35	Delete SW3.	04/19	PR
14		DMC team requirement.	0.23	PG#29	Reserve D7 between GND_LAN and GND.	04/21	PR
15		Don't use for MP.	0.23	PG#29	Unstuff C1193.	04/21	PR
16		Key Part list is updated from the customer.	0.23	PG#4	Update U25 (M3-FCH) P/N to SA000043ID0 (S IC 218-0755042 A13 02G050005815 T88!)	04/21	PR
17		Key Part list is updated from the customer.	0.23	PG#13	Update U25 (M2-FCH) P/N to SA000042C80 (S IC 218-0755046 A13 02G050005814 T88!)	04/21	PR
18		Update TS1 as ER build Memo.	0.23	PG#29	Change TS1 from SP050005L00 to SP050006F00. (S X'FORM_IH-160 LAN)	04/21	PR
19		For VGA Sequence.	0.23	PG#38	Change R1127 from 470 ohm to 33 ohm.	04/21	PR
20		Prevent the leakage from CRT monitor.	0.23	PG#27	Add R1644, R1645, Q101 and Del R4, R31.	04/21	PR
21		DFB team requirement.	0.23	PG#34	Del R664-R667 and R672-R675.	04/21	PR
22		ESD team requirement.	0.23	PG#34	Change D5 from SC300001D00 (YSCLAMP0524P SLP25I0P8) to SC300001Y00 (AZ1045-04F DFN2510P10E ESD).	04/21	PR
23		DMC team requirement.	0.23	PG#29	Change the ground of D21, D22, D31, D34 and H8. from GND_LAN to LAN.	04/22	PR
24		DMC team requirement.	0.23	PG#19	Add R83, R84.	04/22	PR
25		DMC team requirement.	1.0	PG#13	Change R657 from 22 ohm to 33 ohm.	04/25	PR
26		DMC team requirement.	1.0	PG#13	Stuff R1561 to 33 ohm and C1509 to 22pF.	04/25	PR
27							



Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/25	Deciphered Date	2012/04/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QBL60 LA-7552P	1.0
Date: Monday, April 25, 2011				Sheet	52 of 53

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Reduce the component count for MP.	1.0		Change below the footprints from 0 ohm to R short.	04/25	PR
2					Reference Value Source Part Source Library Page		
3					R537 0_0402_5% R-SHORT X\CIS_SYMB... P06-FS1 PCIE/UMI/TSI		
4					R538 0_0402_5% R-SHORT X\CIS_SYMB... P06-FS1 PCIE/UMI/TSI		
5					R591 0_0402_5% R-SHORT X\CIS_SYMB... P08-FS1 Display/MISC/...		
6					R598 0_0402_5% R-SHORT X\CIS_SYMB... P08-FS1 Display/MISC/...		
7					R606 0_0402_5% R-SHORT X\CIS_SYMB... P08-FS1 Display/MISC/...		
8					R608 0_0402_5% R-SHORT X\CIS_SYMB... P08-FS1 Display/MISC/...		
9					R611 0_0402_5% R-SHORT X\CIS_SYMB... P08-FS1 Display/MISC/...		
10					R81 0_0402_5% R-SHORT X\CIS_SYMB... P14-HUDSON-M2 GPL...		
11					R912 0_0402_5% R-SHORT X\CIS_SYMB... P16-HUDSON-M2 STR...		
12					R1145 0_0603_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
13					R1148 0_0603_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
14					R19 0_0603_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
15					R20 0_0603_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
16					R22 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
17					R23 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
18					R24 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
19					R25 0_0603_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
20					R26 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
21					R27 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
22					R28 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
23					R937 0_0805_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
24					R938 0_0805_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
25					R941 0_0805_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
26					R945 0_0402_5% R-SHORT X\CIS_SYMB... P17-HUDSON-M2 Pow...		
27					R483 0_0402_5% R-SHORT X\CIS_SYMB... P23-VRAM_DDR3 / CH...		
					R485 0_0402_5% R-SHORT X\CIS_SYMB... P23-VRAM_DDR3 / CH...		
					R511 0_0402_5% R-SHORT X\CIS_SYMB... P24-VRAM_DDR3 / CH...		
					R513 0_0402_5% R-SHORT X\CIS_SYMB... P24-VRAM_DDR3 / CH...		
					R1291 0_0402_5% R-SHORT X\CIS_SYMB... P26-LVDS Translator-A...		
					R570 0_0805_5% R-SHORT X\CIS_SYMB... P26-LVDS Translator-A...		
					R607 0_0805_5% R-SHORT X\CIS_SYMB... P26-LVDS Translator-A...		
					R1634 0_0402_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1635 0_0402_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1636 0_0402_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1641 0_0402_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1643 0_0603_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1650 0_0603_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R1651 0_0402_5% R-SHORT X\CIS_SYMB... P27-LVDS CONN / CRT...		
					R560 0_0603_5% R-SHORT X\CIS_SYMB... P29-LAN Realtek RTL81...		
					R647 0_0402_5% R-SHORT X\CIS_SYMB... P29-LAN Realtek RTL81...		
					R658 0_0603_5% R-SHORT X\CIS_SYMB... P29-LAN Realtek RTL81...		
					R1531 0_0805_5% R-SHORT X\CIS_SYMB... P30-HD AUDIO CODEC...		
					R1534 0_0603_5% R-SHORT X\CIS_SYMB... P30-HD AUDIO CODEC...		
					R1537 0_0603_5% R-SHORT X\CIS_SYMB... P30-HD AUDIO CODEC...		
					R1560 0_0603_5% R-SHORT X\CIS_SYMB... P31-RTS5137 Media C...		
					R1573 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1574 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1575 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1576 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1577 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1578 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1579 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1580 0_0402_5% R-SHORT X\CIS_SYMB... P32-Mini-Card / LED		
					R1595 0_0805_5% R-SHORT X\CIS_SYMB... P33-HDD & ODD CONN		
					R1598 0_0805_5% R-SHORT X\CIS_SYMB... P33-HDD & ODD CONN		
					R1049 0_0603_5% R-SHORT X\CIS_SYMB... P35-FAN / PBTN / EC R...		



Security Classification	Compal Secret Data	Title	
Issued Date	2011/04/25	Deciphered Date	2012/04/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		QBL60 LA-7552P	1.0
		Date: Monday, April 25, 2011	Sheet 53 of 53

Compal Electronics, Inc.

HW-PIR3

QBL60 LA-7552P