

# Compal Confidential

## QBL60 Schematics Document

AMD Sabine

APU Llano / Hudson M2\_M3 / Vancouver Whistler

UMA only / PX Muxless with BACO

2010-02-21

LA-7552P REV: 0.1


Dr-Bios.com

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	QBL60 LA-7552P	0.1
				Date:	Wednesday, February 23, 2011	Sheet 1 of 49

# Compal Confidential


Model Name : QBL60

## Sabine




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Block Diagrams		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	QBL60 LA-7552P
				Date:	Wednesday, February 23, 2011	Sheet 2 of 49

# CLOCK DISTRIBUTION



# DISPLAY DISTRIBUTION



Dr-Bits.com

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	CLOCK / DISPLAY DISTRIBUTION	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Wednesday, February 23, 2011
				Sheet	3 of 49

### Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_IO	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is writee cmd.

External PCI Devices			
Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA) (APU)	1001 101X b	9AH
			RTD2132S (TL)		

FCH SM Bus 0 address			FCH SM Bus 1 address		
Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			


STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

### BTO Option Table


BOM Structure	BTO Item
VGA@	Use VGA (Mux)
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
USB30@	USB30 on M/B
USB20@	USB20 on M/B

M3@ U25  
  
 FCH M3  
 Part Number = SA000043190

**BOM Config**



Security Classification	2010/08/04	Compal Secret Data	Deciphered Date	2010/08/04	Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		Rev 0.1
Size B	Document Number	Date: Wednesday, February 23, 2011		Sheet 4	of 49	
	QBL60 LA-7552P					



AMD APU FS1	
0.7~1.475V	VDD CORE 54A
0.7~1.475V	VDDNB 27.5A
+2.5VS	VDDA 500mA
+1.5V	VDDIO 4.6A
+1.2VS	VDDR 6.7A

RAM DDRIII SODIMMX2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A

VGA ATI Whistler/Seymour/Granville	
0.85~1.1V	VDDC 47A
0.9~1.0V	VDDCI 4.6A
+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCIE_VDDC: 2000 mA DP[A]E_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVDD: 20 mA AVDD: 70 mA VDD1D1: 100 mA VDD2D1: 50 mA AZVDDC: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCIE_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCIE_VDDR: 400 mA DP[A]F_VDD18: 920 mA DP[A]F_PVDD: 120 mA
+3VSG	AZVDD: 130 mA VDDR3: 60 mA

VRAM 1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIE: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDPL_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM_S: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

Dr-Bios.com

Security Classification	Compal Secret Data		Title	POWER DELIVERY CHART
Issued Date	2010/06/04	Deciphered Date	2010/06/04	Rev 0.1
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom Document Number QBL60 LA-7552P Date: Wednesday, February 23, 2011 Sheet 5 of 49

18 PCIE\_GTX\_C\_FRX\_P[0..7]

18 PCIE\_GTX\_C\_FRX\_N[0..7]

PCIE\_FTX\_C\_GRX\_P[0..7] 18

PCIE\_FTX\_C\_GRX\_N[0..7] 18

**APU To HDMI**

PCIE\_FTX\_GRX\_P[12..15] 28


PCIE\_FTX\_GRX\_N[12..15] 28

JCPU1A		CONN@	
PCI EXPRESS			
PCIE_GTX_C_FRX_P0 AA8	P_GFX_RXP0	P_GFX_TXP0	AA2 PCIE_FTX_GRX_P0 C917VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P0
PCIE_GTX_C_FRX_N0 AA9	P_GFX_RXN0	P_GFX_TXN0	AA3 PCIE_FTX_GRX_N0 C918VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N0
PCIE_GTX_C_FRX_P1 Y7	P_GFX_RXP1	P_GFX_TXP1	Y2 PCIE_FTX_GRX_P1 C919VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P1
PCIE_GTX_C_FRX_N1 Y8	P_GFX_RXN1	P_GFX_TXN1	Y1 PCIE_FTX_GRX_N1 C920VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N1
PCIE_GTX_C_FRX_P2 W5	P_GFX_RXP2	P_GFX_TXP2	Y4 PCIE_FTX_GRX_P2 C921VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P2
PCIE_GTX_C_FRX_N2 W6	P_GFX_RXN2	P_GFX_TXN2	Y5 PCIE_FTX_GRX_N2 C922VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N2
PCIE_GTX_C_FRX_P3 W8	P_GFX_RXP3	P_GFX_TXP3	W2 PCIE_FTX_GRX_P3 C923VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P3
PCIE_GTX_C_FRX_N3 W9	P_GFX_RXN3	P_GFX_TXN3	W3 PCIE_FTX_GRX_N3 C924VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N3
PCIE_GTX_C_FRX_P4 V7	P_GFX_RXP4	P_GFX_TXP4	V2 PCIE_FTX_GRX_P4 C925VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P4
PCIE_GTX_C_FRX_N4 V8	P_GFX_RXN4	P_GFX_TXN4	V1 PCIE_FTX_GRX_N4 C926VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N4
PCIE_GTX_C_FRX_P5 U5	P_GFX_RXP5	P_GFX_TXP5	V4 PCIE_FTX_GRX_P5 C927VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P5
PCIE_GTX_C_FRX_N5 U6	P_GFX_RXN5	P_GFX_TXN5	V5 PCIE_FTX_GRX_N5 C928VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N5
PCIE_GTX_C_FRX_P6 U8	P_GFX_RXP6	P_GFX_TXP6	U2 PCIE_FTX_GRX_P6 C929VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P6
PCIE_GTX_C_FRX_N6 U9	P_GFX_RXN6	P_GFX_TXN6	U3 PCIE_FTX_GRX_N6 C930VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N6
PCIE_GTX_C_FRX_P7 T7	P_GFX_RXP7	P_GFX_TXP7	T2 PCIE_FTX_GRX_P7 C931VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P7
PCIE_GTX_C_FRX_N7 T8	P_GFX_RXN7	P_GFX_TXN7	T1 PCIE_FTX_GRX_N7 C932VGA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N7
X R5	P_GFX_RXP8	P_GFX_TXP8	T4 X
X R6	P_GFX_RXN8	P_GFX_TXN8	T5 X
X R8	P_GFX_RXP9	P_GFX_TXP9	R2 X
X R9	P_GFX_RXN9	P_GFX_TXN9	R3 X
X P7	P_GFX_RXP10	P_GFX_TXP10	P2 X
X P8	P_GFX_RXN10	P_GFX_TXN10	P1 X
X N5	P_GFX_RXP11	P_GFX_TXP11	P4 X
X N6	P_GFX_RXN11	P_GFX_TXN11	P5 X
N8	P_GFX_RXP12	P_GFX_TXP12	N2 PCIE_FTX_GRX_P12
N9	P_GFX_RXN12	P_GFX_TXN12	N3 PCIE_FTX_GRX_N12
M7	P_GFX_RXP13	P_GFX_TXP13	M2 PCIE_FTX_GRX_P13
M8	P_GFX_RXN13	P_GFX_TXN13	M1 PCIE_FTX_GRX_N13
L5	P_GFX_RXP14	P_GFX_TXP14	M4 PCIE_FTX_GRX_P14
L6	P_GFX_RXN14	P_GFX_TXN14	M5 PCIE_FTX_GRX_N14
L8	P_GFX_RXP15	P_GFX_TXP15	L2 PCIE_FTX_GRX_P15
L9	P_GFX_RXN15	P_GFX_TXN15	L3 PCIE_FTX_GRX_N15

For UMA Mux.

2  
1  
0  
To HDMI  
CK

**CPU TSI interface level shift**



To EC

29 PCIE_DTX_C_FRX_P0 AC5	P_GPP_RXP0	P_GPP_TXP0	AD4 PCIE_FTX_DRX_P0 C950 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P0 29
29 PCIE_DTX_C_FRX_N0 AC6	P_GPP_RXN0	P_GPP_TXN0	AD5 PCIE_FTX_DRX_N0 C951 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N0 29
32 PCIE_DTX_C_FRX_P1 AC8	P_GPP_RXP1	P_GPP_TXP1	AC2 PCIE_FTX_DRX_P1 C952 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P1 32
32 PCIE_DTX_C_FRX_N1 AC9	P_GPP_RXN1	P_GPP_TXN1	AC3 PCIE_FTX_DRX_N1 C953 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N1 32
X AB7	P_GPP_RXP2	P_GPP_TXP2	AB2 X
X AB8	P_GPP_RXN2	P_GPP_TXN2	AB1 X
X AA5	P_GPP_RXP3	P_GPP_TXP3	AB4 X
X AA6	P_GPP_RXN3	P_GPP_TXN3	AB5 X


GLAN

WLAN



13 UMI_MTX_C_FRX_P0 AF8	P_UMI_RXP0	P_UMI_TXP0	AF1 UMI_FTX_MRX_P0 C956 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P0 13
13 UMI_MTX_C_FRX_N0 AF7	P_UMI_RXN0	P_UMI_TXN0	AF2 UMI_FTX_MRX_N0 C957 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N0 13
13 UMI_MTX_C_FRX_P1 AE6	P_UMI_RXP1	P_UMI_TXP1	AF5 UMI_FTX_MRX_P1 C958 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P1 13
13 UMI_MTX_C_FRX_N1 AE5	P_UMI_RXN1	P_UMI_TXN1	AF4 UMI_FTX_MRX_N1 C959 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N1 13
13 UMI_MTX_C_FRX_P2 AE9	P_UMI_RXP2	P_UMI_TXP2	AE3 UMI_FTX_MRX_P2 C960 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P2 13
13 UMI_MTX_C_FRX_N2 AE8	P_UMI_RXN2	P_UMI_TXN2	AE2 UMI_FTX_MRX_N2 C961 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N2 13
13 UMI_MTX_C_FRX_P3 AD8	P_UMI_RXP3	P_UMI_TXP3	AD1 UMI_FTX_MRX_P3 C962 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P3 13
13 UMI_MTX_C_FRX_N3 AD7	P_UMI_RXN3	P_UMI_TXN3	AD2 UMI_FTX_MRX_N3 C963 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N3 13



**Power Sequence of APU**



Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 PCIE / UMI / TSI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number QBL60 LA-7552P
				Flav 0.1
				Date: Wednesday, February 23, 2011
				Sheet 6 of 49











Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 DDRIII I/F	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	QBL60 LA-7552P
				Date	Wednesday, February 23, 2011
				Sheet	7 of 49
				Rev	0.1

To LVDS Translator

To FCH VGA ML

100MHz

100MHz\_NSS



If not used, pins are left unconnected (DG ref.) 20101111

AUX 2-5 are for GFX interface use, they could be selected to I2C or AUX logic

VDDIO level Need Level shift

VDDIO level Need Level shift

VDDIO level Need Level shift

Asserted as an input to force the processor into the HTC-active state

THERMTRIP shutdown temperature: 125 degree

Indicates to the FCH that a thermal trip has occurred. Its assertion will cause the FCH to transition the system to S5 immediately

Llano do not support this thermal die

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 Display / MISC / HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				QBL60 LA-7552P	Rev 0.1
				Date: Wednesday, February 23, 2011	Sheet 8 of 49






# HPD


## Translator HPD

From Translator




## CRT HPD

From FCH




## HDMI HPD


From HDMI Conn




# Panel ENBKL




# Panel ENVDD







# Panel PWM



Q15 / Q19 / Q21 change to SB000006A00  
20101228






Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 Singal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	QBL60 LA-7552P
				Date	Wednesday, February 23, 2011
				Sheet	10 of 49
				Rev	0.1




**DIMM\_A STD H:9.2mm**  
 <Address: 00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	DDRIII SO-DIMM 1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Flav			
Custom	QBL60 LA-7552P	0.1			
Date:	Wednesday, February 23, 2011	Sheet	11	of	49



**DIMM\_B STD H:5.2mm**  
 <Address: 01>

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	DDRIII SO-DIMM 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QBL60 LA-7552P
				Date:	Wednesday, February 23, 2011
				Sheet	12 of 49




Security Classification	Compal Secret Data
Issued Date	2010/08/04
Deciphered Date	2010/08/04

Compal Electronics, Inc.	
Title	Hudson-M2/M3-UMI/PCI/Clock/LPC/RTC
Size	Document Number
Custom	QBL60 LA-7552P
Date	Wednesday, February 23, 2011
Sheet	13 of 49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Rev 0.1

PCIE\_RST2 : Reset PCIe device on Hudson2



**THERMTRIP:**  
Need level shift from +3VALW to +1.5V

**SM bus 0->S0 PWR domain**  
**SM bus 1->S5 PWR domain**  
VGA\_PD: Support MLDAC power save if connect  
0: MLDAC power on  
1: MLDAC power off



Project SKU ID	L(N)O	H(Y)ES
GPI0189 (use VGA)	R43	H(Y)ES
GPI0190 (use PX)	R44	H(Y)ES
GPI0191	R46	R45
	R48	R47

Add Project ID Table  
201011301600

Hudson-M2  
EHCI CTL  
DEV 22, Fn 2  
<Disable CTL of M2>

Hudson-M2/M3  
EHCI CTL  
DEV 19, Fn 2



Hudson-M2/M3  
EHCI CTL  
DEV 18, Fn 2

Hudson-M3  
xHCI CTL  
DEV 16, Fn 1  
xHCI CTL  
DEV 16, Fn 0

Hudson-M3  
xHCI CTL  
DEV 16, Fn 1  
xHCI CTL  
DEV 16, Fn 0

On board  
USB Conn


Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Hudson-M2/M3-ACPI/USB/EC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Flav	Date: Wednesday, February 23, 2011	
Custom	QBL60 LA-7552P	0.1	Sheet 14 of 49	



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Hudson-M2/M3-SATA/GBE/HWM	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	0.1
				Date:	Wednesday, February 23, 2011
				Sheet	15 of 49

# STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
<b>PULL HIGH</b>	ALLOW PCIE GEN2 <b>DEFAULT</b>	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED <b>DEFAULT</b>	LPC ROM	S5 PLUS MODE DISABLED <b>DEFAULT</b>
<b>PULL LOW</b>	FORCE PCIE GEN1	IGNORE DEBUG STRAP <b>DEFAULT</b>	FUSION CLOCK MODE <b>DEFAULT</b>	EC DISABLED <b>DEFAULT</b>	CLKGEN DISABLE	SPI ROM <b>DEFAULT</b>	S5 PLUS MODE ENABLED



# DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23	
<b>PULL HIGH</b>	USE PCI PLL <b>DEFAULT</b>	DISABLE ILA AUTORUN <b>DEFAULT</b>	USE FC PLL <b>DEFAULT</b>	USE DEFAULT PCI STRAPS <b>DEFAULT</b>	DISABLE PCI MEM BOOT <b>DEFAULT</b>
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT










# GFX PCIE LANE REVERSAL



For UMA Mux.

**<DIGON>**  
Controls panel digital power on/off.  
Active High ,external PD need

**<VARY\_BL>**  
LCD PWM (pulse width modulated)  
output to adjust LCD brightness  
Active High ,external PD need



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver_PCIE / LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Rev		0.1	
QBL60 LA-7552P		Date:	Wednesday, February 23, 2011	Sheet	18 of 49

Strap Name	Pin Straps description <all Internal PD>	Setting
VIP_DEVICE_EN (V2SVNC (GENLK_VSYNC))	VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13,12,11 (config 2,1,0) : (Internal PD) memory apertures a) If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type. 128 MB 000 b) If BIOS_ROM_EN=0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
CONFIG[1]		
CONFIG[0]		
BIOS_ROM_EN	Enable external BIOS ROM device (Internal PD) 0: Disable, 1: Enable	0
AUD[1]	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	00
AUD[0]	0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
BIF_GEN2_EN	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI
RESERVED		



Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour  
NC on Park, Robson

NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs








NC on Park, Robson and Seymour




GPIO5 fast-power reduction; HW control will cause display disturb should use SW method control  
GPIO6 voltage control signal, No use can NC!

Move to DDCLKL\_AUX3P,DDCDATA\_AUX3N, XK30, XK31, XK32, XK33

GPIO7 Controls backlight on/off. Active High, need external PD  
If GPIO22 High, GPIO 11-13->CFG[0:2] Config ROM type, GPU has internal PD




GPIO8 Serial-ROM output from ROM, if GPIO22 High, GPIO 11-13->CFG[0:2] Config ROM type, GPU has internal PD  
GPIO9 Serial-ROM input to ROM, if GPIO22 Low, GPIO 11-13->CFG[0:2] Config Primary memory-aperture size  
GPIO10 Serial-ROM clock to ROM, Config CFG[3:0]  
GPIO22 external BIOS-ROM enable 128MB 000  
GPIO22 256MB 001 \*  
Enable need 3K PH, no use must NC 64MB 010





Note:  
route 50ohms single-ended  
and 100ohms diff  
and keep short  
REF137-03 suggest


**Park&Seymour is single channel for memory (channel B only)**



Security Classification	2010/07/12	Compal Secret Data	2012/07/12	Title	Compal Electronics, Inc.
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer	QBL60 LA-7552P	Rev	0.1	
Date:	Wednesday, February 23, 2011	Sheet	20	of	49



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver_Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		0.1	
QBL60	LA-7552P				
Date:	Wednesday, February 23, 2011	Sheet	21	of 49	




DPA\_VDD18,DPA\_PVDD,DPB\_VDD18,DPB\_PVDD can combian to DPAB\_VDD18  
 DPC\_VDD18,DPC\_PVDD,DPD\_VDD18,DPD\_PVDD can combian to DPCD\_VDD18  
 (DPD\_VDD18,DPD\_PVDD not applicable on Robson/Park)  
 DPE\_VDD18,DPE\_PVDD,DPF\_VDD18,DPF\_PVDD can combian to DPEF\_VDD18

Seymour/Whistler :  
 DPA\_VDD10,DPB\_VDD10 can combian to DPAB\_VDD10  
 DPC\_VDD10,DPD\_VDD10 can combian to DPCD\_VDD10  
 DPE\_VDD10,DPD\_VDD10 can combian to DPEF\_VDD10

DPx-VSSR,DPx\_PVSS can combian to DP\_VSSR (Manhattan should have individual GND) where x is A,B,C,D,E,F



Park/Madison :AL21left NC

Seymour/Whistler:  
 AL21:PX\_EN use to control discreate GPU regulators for power express BACO mode  
 Support BACO: output High3.3V:turn off regulators (BACO mode on) output Low0V:turn on regulators (BACO mode off) need PD resistor  
 no support BACO: left NC





Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	Vancouver Power/GND	
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.1
Date:	Wednesday, February 23, 2011	Sheet 22 of 49














Pull high for Madison and Park...

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	VRAM DDR3 / Channel A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				QBL60 LA-7552P	Rev 0.1
				Date: Wednesday, February 23, 2011	Sheet 23 of 49













Dr-Bios.com


Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title	LVDS Translator - RTD2132S	
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.1
Date:	Wednesday, February 23, 2011	Sheet 26 of 49


# CRT




## Panel LCDVDD Control




## Panel Backlight Control





## Panel PWM Control



## For EMI, close to JLVDS1.







Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	P10-LVDS/CRT CONN
				Document Number	QBL60 LA-7552P
				Rev	0.1
				Date	Wednesday, February 23, 2011
				Sheet	27 of 49



**Near the connector**

UMA use 604 ohm  
VGA use 499 ohm








From APU	Component	Value	Signal	Component	Value	Signal
6 PCIE_FTX_GRX_N12	C1166	0.1U_0402_16V7K	HDMI_C_TX2-	R784	604_0402_1%	HDMI_R_TX2-
6 PCIE_FTX_GRX_P12	C1167	0.1U_0402_16V7K	HDMI_C_TX2+	R786	604_0402_1%	HDMI_R_TX2+
6 PCIE_FTX_GRX_N13	C1168	0.1U_0402_16V7K	HDMI_C_TX1-	R788	604_0402_1%	HDMI_R_TX1-
6 PCIE_FTX_GRX_P13	C1169	0.1U_0402_16V7K	HDMI_C_TX1+	R790	604_0402_1%	HDMI_R_TX1+
6 PCIE_FTX_GRX_N14	C1170	0.1U_0402_16V7K	HDMI_C_TX0-	R792	604_0402_1%	HDMI_R_TX0-
6 PCIE_FTX_GRX_P14	C1171	0.1U_0402_16V7K	HDMI_C_TX0+	R795	604_0402_1%	HDMI_R_TX0+
6 PCIE_FTX_GRX_N15	C1172	0.1U_0402_16V7K	HDMI_C_CLK-	R797	604_0402_1%	HDMI_R_CLK-
6 PCIE_FTX_GRX_P15	C1173	0.1U_0402_16V7K	HDMI_C_CLK+	R799	604_0402_1%	HDMI_R_CLK+




Dr-Bliss.com

For ESD request.

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	HDMI Connector		Rev
Size	Document Number	QBL60 LA-7552P	0.1
Custom	Date	Wednesday, February 23, 2011	Sheet 28 of 49




Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
		Customer	QBL60 LA-7552P	0.1
		Date:	Wednesday, February 23, 2011	Sheet 29 of 49







Dr-Bios.com

<b>Security Classification</b>		<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	<b>P26-HD CODEC ALC259</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				Date	Wednesday, February 23, 2011
				Sheet	30 of 49

# Card Reader RTS5137 (only SD/MMC/MS function)




## Card Reader Connector



Security Classification	2010/06/30	Compal Secret Data	Deciphered Date	2012/06/30	Title	Compal Electronics, Inc. P27-RTS5137 Media Card Controller		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Size	Document Number	Rev	QBL60 LA-7552P 0.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Date:	Wednesday, February 23, 2011	Sheet	31 of 49

# Mini-Express Card for WLAN/WiMAX(Half)



## Mini-Express Card(WLAN/WiMAX)




**Reserve for SW mini-pcie debug card.**  
**Series resistors closed to KBC side.**

LPC_FRAME# R	R1573	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	13.36
LPC_AD3 R	R1574	1	2	0.0402 5%	LPC_AD3	LPC_AD3	13.36
LPC_AD2 R	R1576	1	2	0.0402 5%	LPC_AD2	LPC_AD2	13.36
LPC_AD1 R	R1578	1	2	0.0402 5%	LPC_AD1	LPC_AD1	13.36
LPC_ADD R	R1579	1	2	0.0402 5%	LPC_ADD	LPC_ADD	13.36
PLT_RST# R	R1580	1	2	0.0402 5%	PLT_RST#	PLT_RST#	13
CLK_PCIE_DB					CLK_PCIE_DB	CLK_PCIE_DB	13

## LED




## ESD




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	P28-Mini PCIE/LED
Size	Document Number	QBL60 LA-7552P	Rev 0.1
Date	Wednesday, February 23, 2011	Sheet	32 of 49



### SATA HDD Conn.












### SATA ODD FFC Conn.




Dr-Bios.com

Security Classification	2010/06/30	Deciphered Date	2012/06/30	<b>Compal Secret Data</b>	<b>Compal Electronics, Inc.</b>
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title <b>P29-HDD &amp; ODD CONN</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size B Document Number <b>QBL60 LA-7552P</b> Date: Wednesday, February 23, 2011   Sheet 33 of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P32-USB/BT/USBsub
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	QBL60 LA-7552P	0.1			
Date:	Wednesday, February 23, 2011	Sheet	34	of	49




### ON/OFF switch Power Button





### Fan Control Circuit



### EC BIOS ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
				P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				QBL60 LA-7552P	
				Date:	Wednesday, February 23, 2011
				Sheet	35 of 49
				Rev	0.1



Security Classification		Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title <b>EC ENE KB930</b>		
Size B	Document Number <b>QBL60 LA-7552P</b>	Rev 0.1
Date Wednesday, February 23, 2011	Sheet 36	of 49


### INT\_KBD Conn.







CONN PIN define need double check

ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	26.1K	0.683V
1	R02 ER	100K	34.8K	0.851V
2	R03 PR	100K	46.4K	1.045V
3	R10 MP	100K	56.2K	1.187V

### Analog Board ID definition




### To TP/B Conn.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P33-Other IO/USB (right) Document Number <b>QBL60 LA-7552P</b>
Size Custom	Date: Wednesday, February 23, 2011			Rev 0.1
Sheet 37 of 49				


**+5VALW TO +5VS (5A)**




**+1.1VALW TO +1.1VS (1.1A)**



**+3VALW TO +3VS (3.3A)**




**+1.5V TO +1.5VS (1.5A)**







**VGA Power**

**+1.5V to +1.5VSG (1.5A)**




**+3VS to +3VSG (3.3A)**



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size B	Document Number	Date		Sheet	Rev
	QBL60 LA-7552P	Wednesday, February 23, 2011		38	0.1
				of	49

(B+ 6A,240mils ,Via NO.= 12)



2S: Float  
3S: GND


PC120 must close EC pin.

CP= 85%\*Iada;  
Iada=0~4.737A (90W); CP=4.03A; where Racdet=0.020ohm, where Rtop=12.4K  
90W for Dis:Rtop:SD00000AJ80  
Iada=0~3.421A (65W); CP=2.91A; where Racdet=0.020ohm, where Rtop=226K  
65W for UMA:Rtop:SD034226380  
Astro2010\_01\_15 need confirm P/N

CP mode  
Vaclim=VREF\*(Rbot//Rinternal/(Rtop//Rinternal+Rbot//Rinternal))  
when 90W Vaclim=2.39\*(20K//152K/(20K//152K+12.4K//152K))=1.44966V  
when 65W Vaclim=2.39\*(20K//152K/(20K//152K+226K//152K))=0.38914V  
Iinput=(1/Racdet)\*(0.05\*Vaclim/VREF+0.05)  
when 90W, Iinput=(1/0.02)\*(0.05\*1.44966/2.39+0.05)=4.02A  
when 65W, Iinput=(1/0.02)\*(0.05\*0.38914/2.39+0.05)=2.92A

CC=0.25A-3A  
IREF=1.016\*Icharge  
IREF=0.254V-3.048V  
VCHLIM need over 95mV


CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V



Security Classification		Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	0.1	
Date:	Wednesday, February 23, 2011	Sheet	39 of 49


**PH1 under CPU botten side :**  
 CPU thermal protection at 92 +/-3 degree C  
 Recovery at 80 +/-3 degree C



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title <b>DCIN / BATT CONN / OTP</b>		
Size	Document Number NCL61 LA-6321P M/B	Rev 0.1
Date	Wednesday, February 23, 2011	Sheet 40 of 49






EC:+3VL, reserve PR319, install PR318, PR320 100K  
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

- +5VALWP 1 PJP306 2 +5VALW (5A, 200mils, Via NO. = 10)  
 PAD-OPEN 4x4m
- +5VALWP 1 PJP305 2 +5VALW (5A, 200mils, Via NO. = 10)  
 PAD-OPEN 4x4m
- +3VALWP 1 PJP303 2 +3VALW (4A, 120mils, Via NO. = 8)  
 PAD-OPEN 4x4m




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. <b>3.3VALWP/5VALWP</b> Size: Document Number Custort: QBL60 LA-7552P Date: Wednesday, February 23, 2011   Sheet 41 of 49	
				Rev	0.1




<Vo=1.8V> VFB=0.6V  
 $V_o = V_{FB} * (1 + PR401/PR402) = 0.6 * (1 + 20K/10K) = 1.8V$

Dr-Bios.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSGP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Wednesday, February 23, 2011	Sheet	42	of	49



(8A,320mils ,Via NO.= 16)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VP	
Size	Document Number			Rev	
	QBL60 LA-7552P			0.1	
Date:	Wednesday, February 23, 2011		Sheet	43	of 49





Dr-Pin.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	<b>PWR+1.1VALWP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>QBL60 LA-7552P</b>
Date:	Wednesday, February 23, 2011	Sheet	44	of	49
Rev	0.1				




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR 0.75VSP/1.0VSP/2.5VSP</b> Size Document Number <b>QBL60 LA-7552P</b> Date: Wednesday, February 23, 2011 Sheet 45 of 49

Dr-Bios.com



Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.2VSP	
Size	Document Number	NCL61 LA-6321P M/B		Rev	0.1
Date:	Wednesday, February 23, 2011	Sheet	46	of	49




$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$

$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$

If the layout of each phase to CPU is symmetric, the two res. can be removed. They are used for phase current balance adjustment.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/1/11	Deciphered Date	2011/1/11	Title	<b>PWR +CPU_CORE+CPU_CORE_NB</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPONENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	QBL60 LA-7552P		Rev	0.1
Date:	Wednesday, February 23, 2011	Sheet	47	of	49



Rtrip = 73.2K, OCP = 34.42A  
 Rrf = 470K, FSW = 290KHz

GPU VID1	GPU VID0	Whistler Pro
X	L	1.0V
X	H	0.9V
H	L	
H	H	





Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/09/15	Deciphered Date	2010/12/31	Title
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR THE CONTENTS DISCLOSED TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				<b>Changed-List History</b> Document Number: <b>QBL60 LA-7552P</b> Date: Wednesday, February 25, 2011 15:00:49 of 49

Dr Bios.com