


Compal Confidential

PBL80 Project

LA-7441P REV 0.3 Schematic

Intel Sandy Bridge/Cougar Point
N12P-GS/Co lay GV - Optimus Only
2011-04-07 Rev. 0.3

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.3
				Date:	Monday, April 11, 2011	Sheet 1 of 59



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title		
				Block Diagrams		
				Size	Document Number	Rev
				PBL80 LA-7441P M/B		
				Date	Monday, April 11, 2011	Sheet 2 of 59

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +5VALW_PCH +3VALW_PCH +3V_LAN +3V_EC +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS_VCCP +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VCCSA +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU +1.2VS
State						
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMMA1	A0 H	1010 0000 b
+3VS	DDR SO-DIMMA2	A0 H	1010 0010 b
+3VS	DDR SO-DIMMB1	A4 H	1010 0100 b
+3VS	DDR SO-DIMMB2	A0 H	1010 0110 b
+3VS	WLAN		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	VGA Thermal Sensor (Internal)	9E H	1001 1010 b

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1 (Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW




Function	VRAM					GPU		Board ID
description	VRAM	Samsung 64bits	Hynix 64bits	Samsung 128bits	Hynix 128bits	N12P-GS	N12P-GV	Adaptor
explain	VRAM	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Adaptor
BTO	8PCS@	PD 20K	PD 15K	PD 45.3K	PD 34.8K	N12PGS@	N12PGV@	90W@, 120W@

Function	Crisis recovery	HDMI	WLAN+BT		LAN	
description	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)	WLAN+BT (BT pin 5)	Giga LAN	10/100M LAN
explain	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)	WLAN+BT (BT pin 5)	Strap pin	Strap pin
BTO	Debug@	HDMI@	BT@	COMBO@	8111E@	8105E@






Function	USB3.0/2.0 Colay		SATA3.0 Repeater Chip	SATA Preemphasis		SATA Equalization	
description	USB3.0	USB2.0	MAXIM	TI	Preemphasis		Equalization
explain	USB3.0	USB2.0	MAX4951	SN75LVCP601	Enable	Disable	Maximum
BTO	USB3@	USB2@	MAXIM@	TI@	DEN@	NDEN@	EQ@

Function	SATA path	
description	PCH	Repeater
explain	PCH	Repeater
BTO	SATA@	SATARP@


Support Dual Core/ Quad Core



If motherboard only supports external graphics:
 Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
 Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Sandy Bridge(1/6)-CLK/MISC/JTAG/XDP/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	PBL80 LA-7441P M/B		Rev 0.3
Date	Monday, April 11, 2011	Sheet	5	of 59



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

JCPUA

DMI

Intel(R) FDI




PCI EXPRESS* - GRAPHICS

eDP

Sandy Bridge_iPGA_Rev0p61
CONN@







Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

Title		
Sandy Bridge(2/6)-DMI/FDI/PEG/eDP		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 6 of 59



Security Classification	Compal Secret Data		Deciphered Date		2011/12/03		
Issued Date	2010/12/03						
<p style="text-align: center;">Compal Electronics, Inc. Sandy Bridge(3/6)-DDR III</p>							
Title	PBL80 LA-7441P M/B					Rev	0.3
Date	Monday, April 11, 2011	Sheet	7	of	59		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Sandy Bridge_rPGA_Rev0p61
CONN@



Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date 2011/12/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Sandy Bridge(4/6)-PWR		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 8 of 59


Material Note (GFXCORE)
 2 x 330 μ F on Bottom socket edge
 Bottom Socket Cavity 22U 0805 *2
 Bottom Socket Edge 22U 0805 *4
 Top Socket Cavity 22U 0805 *2
 Top Socket Edge 22U 0805 *4




POWER Group2




Follow DG v1.5 P.109
 +V_SM_VREF should have 20 mil trace width



Material Note (VDDQ)
 Bottom Socket Edge
 1 x 330 μ F
 10U 0805 *6




Material Note (VCCSA)
 1 x 330 μ F
 Bottom Socket Cavity 10U 0805 *2
 Bottom Socket Edge 10U 0805 *1





Material Note (+1.8VS_VCCPLL)
 1 x 330 μ F
 Bottom Socket Edge
 1U 0402 *1
 10U 0805 *1

+1.5V_CPU Source




Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.
				Sandy Bridge(4/6)-PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number PBL80 LA-7441P M/B
				Rev 0.3
				Date: Monday, April 11, 2011
				Sheet 9 of 59


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed





Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRSETB de assertion 0: PEG Wait for BIOS for training




Material Note (+CPU_CORE)
 4 x 330 µF
 Top Socket Cavity 22U 0805 *8
 Top Socket Edge 22U 0805 *8
 Bottom Socket Cavity 10U 0805 *10



Security Classification	Compal Secret Data		Title		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Sandy Bridge(6/6)-GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.3
				PBL80 LA-744 1P M/B	
				Date	Monday, April 11, 2011
				Sheet	11 of 59

Support SO DIMM X 4 Support 1066/1333MHz



Layout Note:
Place near JDIMMA

Layout Note:
Place these 4 Caps near
Command and Control signals of JDIMMA

Layout Note:
Place near
JDIMMA1.203,204

Layout Note:
Place near
JDIMMA2.203,204


Reverse: 4mm
<Address: SA1:SA0=01>
TOP

Standard: 5.2mm
<Address: SA1:SA0=00>
BOT

Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
DDR3-DIMMA		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 12 of 59





Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	DDRIII-DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PBL80 LA-7441P M/B	
Date:	Monday, April 11, 2011	Sheet	13	Rev 0.3	

N12PGS@
UV1
N12P-GS-A1_BGA_973P



PCIE GTX_C_CRX P0	CV6	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P0	AL17
PCIE GTX_C_CRX N0	CV7	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N0	AM17
PCIE GTX_C_CRX P1	CV8	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P1	AM18
PCIE GTX_C_CRX N1	CV9	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N1	AM19
PCIE GTX_C_CRX P2	CV10	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P2	AL19
PCIE GTX_C_CRX N2	CV11	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N2	AK19
PCIE GTX_C_CRX P3	CV12	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P3	AK20
PCIE GTX_C_CRX N3	CV13	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N3	AM20
PCIE GTX_C_CRX P4	CV14	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P4	AM21
PCIE GTX_C_CRX N4	CV15	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N4	AM22
PCIE GTX_C_CRX P5	CV16	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P5	AK23
PCIE GTX_C_CRX N5	CV17	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N5	AK22
PCIE GTX_C_CRX P6	CV18	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P6	AL23
PCIE GTX_C_CRX N6	CV19	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N6	AM23
PCIE GTX_C_CRX P7	CV20	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P7	AK24
PCIE GTX_C_CRX N7	CV21	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N7	AM24
PCIE GTX_C_CRX P8	CV22	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P8	AL25
PCIE GTX_C_CRX N8	CV23	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N8	AK25
PCIE GTX_C_CRX P9	CV24	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P9	AL26
PCIE GTX_C_CRX N9	CV25	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N9	AK26
PCIE GTX_C_CRX P10	CV26	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P10	AM27
PCIE GTX_C_CRX N10	CV27	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N10	AM28
PCIE GTX_C_CRX P11	CV28	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P11	AL28
PCIE GTX_C_CRX N11	CV29	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N11	AK29
PCIE GTX_C_CRX P12	CV30	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P12	AK29
PCIE GTX_C_CRX N12	CV31	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N12	AL29
PCIE GTX_C_CRX P13	CV32	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P13	AM29
PCIE GTX_C_CRX N13	CV33	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N13	AM30
PCIE GTX_C_CRX P14	CV34	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P14	AM31
PCIE GTX_C_CRX N14	CV35	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N14	AM32
PCIE GTX_C_CRX P15	CV36	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX P15	AN32
PCIE GTX_C_CRX N15	CV37	1	2	0.22U_0402_10V8K	PCIE GTX_C_CRX N15	AP32

RV19 stuff per NV request.
12/17



UV1A

PCIE CTX_C_GRX P0	AP17
PCIE CTX_C_GRX N0	AN17
PCIE CTX_C_GRX P1	AP18
PCIE CTX_C_GRX N1	AN18
PCIE CTX_C_GRX P2	AR19
PCIE CTX_C_GRX N2	AR20
PCIE CTX_C_GRX P3	AN20
PCIE CTX_C_GRX N3	AN20
PCIE CTX_C_GRX P4	AN22
PCIE CTX_C_GRX N4	AP22
PCIE CTX_C_GRX P5	AR22
PCIE CTX_C_GRX N5	AR22
PCIE CTX_C_GRX P6	AP23
PCIE CTX_C_GRX N6	AN23
PCIE CTX_C_GRX P7	AN23
PCIE CTX_C_GRX N7	AN25
PCIE CTX_C_GRX P8	AR25
PCIE CTX_C_GRX N8	AR26
PCIE CTX_C_GRX P9	AR26
PCIE CTX_C_GRX N9	AR26
PCIE CTX_C_GRX P10	AN28
PCIE CTX_C_GRX N10	AP28
PCIE CTX_C_GRX P11	AR28
PCIE CTX_C_GRX N11	AR28
PCIE CTX_C_GRX P12	AP29
PCIE CTX_C_GRX N12	AN29
PCIE CTX_C_GRX P13	AN31
PCIE CTX_C_GRX N13	AP31
PCIE CTX_C_GRX P14	AR31
PCIE CTX_C_GRX N14	AR32
PCIE CTX_C_GRX P15	AR34
PCIE CTX_C_GRX N15	AP34

Part 1 of 7

GPIO

PCI EXPRESS


DVO

CLK

I2C

DACS

GPIO0	K1	VGA_GPIO1
GPIO1	K2	VGA_GPIO1
GPIO2	K3	VGA_GPIO1
GPIO3	H3	GPU_VID0
GPIO4	H2	GPU_VID1
GPIO5	H1	GPU_VID0
GPIO6	H4	GPU_VID1
GPIO7	H6	GPIO8
GPIO8	H6	THERM_VGA
GPIO9	J7	THERM_VGA
GPIO10	K4	GPIO12
GPIO11	H7	GPIO12
GPIO12	J4	TV1
GPIO13	J4	VGA_HDMI_HPD
GPIO14	J6	VGA_HDMI_HPD
GPIO15	L2	VGA_HDMI_HPD
GPIO16	L2	VGA_HDMI_HPD
GPIO17	L4	VGA_HDMI_HPD
GPIO18	M4	VGA_HDMI_HPD
GPIO19	L7	VGA_HDMI_HPD
GPIO20	L5	VGA_HDMI_HPD
GPIO21	K6	VGA_HDMI_HPD
GPIO22	L6	VGA_HDMI_HPD
GPIO23	M6	VGA_HDMI_HPD
GPIO24	M7	VGA_HDMI_HPD
MIOA_D0_NC	N1	VGA_PWROK
MIOA_D1_NC	P4	VGA_PWROK
MIOA_D2_NC	P2	VGA_PWROK
MIOA_D3_NC	P2	VGA_PWROK
MIOA_D4_NC	P3	VGA_PWROK
MIOA_D5_NC	T2	VGA_PWROK
MIOA_D6_NC	T1	VGA_PWROK
MIOA_D7_NC	U4	VGA_PWROK
MIOA_D8_NC	U2	VGA_PWROK
MIOA_D9_NC	U1	VGA_PWROK
MIOA_D10_NC	U3	VGA_PWROK
MIOA_D11_NC	R6	VGA_PWROK
MIOA_D12_NC	T6	VGA_PWROK
MIOA_D13_NC	N6	VGA_PWROK
MIOA_D14_NC	N6	VGA_PWROK
MIOB_D0_NC	Y1	VGA_PWROK
MIOB_D1_NC	Y2	VGA_PWROK
MIOB_D2_NC	AB3	VGA_PWROK
MIOB_D3_NC	AB2	VGA_PWROK
MIOB_D4_NC	AB1	VGA_PWROK
MIOB_D5_NC	AC4	VGA_PWROK
MIOB_D6_NC	AC1	VGA_PWROK
MIOB_D7_NC	AC2	VGA_PWROK
MIOB_D8_NC	AC3	VGA_PWROK
MIOB_D9_NC	AE3	VGA_PWROK
MIOB_D10_NC	U6	VGA_PWROK
MIOB_D11_NC	U6	VGA_PWROK
MIOB_D12_NC	W6	VGA_PWROK
MIOB_D13_NC	Y6	VGA_PWROK
MIOB_D14_NC	Y6	VGA_PWROK
MIOA_HSYNC_NC	N3	VGA_PWROK
MIOA_VSYNC_NC	L3	VGA_PWROK
MIOB_HSYNC_NC	W1	VGA_PWROK
MIOB_VSYNC_NC	W2	VGA_PWROK
MIOA_DE_NC	N2	VGA_PWROK
MIOA_CTL3_NC	P5	VGA_PWROK
MIOA_VREF_NC	N5	VGA_PWROK
MIOB_DE_NC	Y5	VGA_PWROK
MIOB_CTL3_NC	W3	VGA_PWROK
MIOB_VREF_NC	AF1	VGA_PWROK
MIOA_CLKIN_NC	N4	VGA_PWROK
MIOA_CLKOUT_NC	R4	VGA_PWROK
MIOB_CLKIN_NC	AE1	VGA_PWROK
MIOB_CLKOUT_NC	V4	VGA_PWROK
MIOA_CLKOUT_NC_N	T4	VGA_PWROK
MIOB_CLKOUT_NC_N	W4	VGA_PWROK
MIOA_CAL_PD_VDDQ_NC	U5	VGA_PWROK
MIOA_CAL_PD_GND_NC	T5	VGA_PWROK
MIOB_CAL_PD_VDDQ_NC	AA7	VGA_PWROK
MIOB_CAL_PD_GND_NC	AA6	VGA_PWROK
DACA_RED	AM15	VGA_PWROK
DACA_GREEN	AM14	VGA_PWROK
DACA_BLUE	AL14	VGA_PWROK
DACA_HSYNC	AM13	VGA_PWROK
DACA_VSYNC	AL13	VGA_PWROK
DACA_VDD	AK12	VGA_PWROK
DACA_VREF	AK13	VGA_PWROK
DACA_RSET	AK13	VGA_PWROK
DACB_RED	AK4	VGA_PWROK
DACB_GREEN	AL4	VGA_PWROK
DACB_BLUE	AL4	VGA_PWROK
DACB_HSYNC	AM1	VGA_PWROK
DACB_VSYNC	AM2	VGA_PWROK
DACB_VDD	AG7	VGA_PWROK
DACB_VREF	AK5	VGA_PWROK
DACB_RSET	AH7	VGA_PWROK




Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
VGA(1/12)-PCIE/DAC/GPIO		
Size	Document Number	Rev
	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 14 of 59

Pstate	GPU_VID0	GPU_VID1	N12P-GS	N12P-GV
P8-P12	0	0	0.825V	0.85V
P0 (Hot)	1	0	0.975V	1V
	0	1		
P0 (cold)	1	1	1V	1.025V




GS EDP Peak is 35.32A
 GV EDP Peak is 21.56A




Security Classification		Compal Secret Data		Title		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	VGA(3/12)-VGA CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.3
Date: Monday, April 11, 2011				Sheet	16	of 59

GS is 5.49A
GV is 2.99A

GS is 2.95A
GV is 3.51A



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	VGA(4/12)-POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. PBL80 LA-7441P M/B	
Date:	Monday, April 11, 2011	Sheet:	17	of	59




N12P-GV-A1_BGA_973P
N12PGV@

Security Classification		Compal Secret Data		Title Compal Electronics, Inc. VGA(5/12)-GND		
Issued Date	2010/12/03	Deciphered Date	2011/12/03			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				PBL80 LA-7441P M/B		0.3
Date: Monday, April 11, 2011		Sheet 18 of 59				

<21,22> MDA[0..63] ← MDA[0..63]



- MDA0 L32 FBA_D0
- MDA1 N33 FBA_D1
- MDA2 L33 FBA_D2
- MDA3 N34 FBA_D3
- MDA4 N35 FBA_D4
- MDA5 P36 FBA_D5
- MDA6 P33 FBA_D6
- MDA7 P34 FBA_D7
- MDA8 K35 FBA_D8
- MDA9 K33 FBA_D9
- MDA10 K34 FBA_D10
- MDA11 H33 FBA_D11
- MDA12 G34 FBA_D12
- MDA13 G33 FBA_D13
- MDA14 E34 FBA_D14
- MDA15 E33 FBA_D15
- MDA16 G31 FBA_D16
- MDA17 F30 FBA_D17
- MDA18 G30 FBA_D18
- MDA19 G32 FBA_D19
- MDA20 K30 FBA_D20
- MDA21 K32 FBA_D21
- MDA22 H30 FBA_D22
- MDA23 K31 FBA_D23
- MDA24 L31 FBA_D24
- MDA25 L30 FBA_D25
- MDA26 M32 FBA_D26
- MDA27 N30 FBA_D27
- MDA28 M30 FBA_D28
- MDA29 P31 FBA_D29
- MDA30 R32 FBA_D30
- MDA31 R30 FBA_D31
- MDA32 AC30 FBA_D32
- MDA33 AC32 FBA_D33
- MDA34 AH31 FBA_D34
- MDA35 AF31 FBA_D35
- MDA36 AF30 FBA_D36
- MDA37 AE30 FBA_D37
- MDA38 AC32 FBA_D38
- MDA39 AD30 FBA_D39
- MDA40 AN33 FBA_D40
- MDA41 AL31 FBA_D41
- MDA42 AM33 FBA_D42
- MDA43 AL33 FBA_D43
- MDA44 AK30 FBA_D44
- MDA45 AK32 FBA_D45
- MDA46 AI30 FBA_D46
- MDA47 AH30 FBA_D47
- MDA48 AH33 FBA_D48
- MDA49 AI35 FBA_D49
- MDA50 AH34 FBA_D50
- MDA51 AH32 FBA_D51
- MDA52 AJ33 FBA_D52
- MDA53 AL35 FBA_D53
- MDA54 AM34 FBA_D54
- MDA55 AM35 FBA_D55
- MDA56 AF33 FBA_D56
- MDA57 AE32 FBA_D57
- MDA58 AE34 FBA_D58
- MDA59 AE35 FBA_D59
- MDA60 AE34 FBA_D60
- MDA61 AE33 FBA_D61
- MDA62 AE32 FBA_D62
- MDA63 AC35 FBA_D63



- U30 CMDA0 CMDA0 <21>
- V30 X CMDA2 CMDA2 <21>
- U31 CMDA3 CMDA3 <21>
- V32 CMDA4 CMDA4 <21>
- T35 CMDA5 CMDA5 <21,22>
- U33 CMDA6 CMDA6 <21,22>
- W32 CMDA7 CMDA7 <21,22>
- W33 CMDA8 CMDA8 <21,22>
- W31 CMDA9 CMDA9 <21,22>
- W34 CMDA10 CMDA10 <21,22>
- U34 CMDA11 CMDA11 <21,22>
- U35 CMDA12 CMDA12 <21,22>
- U32 CMDA13 CMDA13 <21,22>
- T34 CMDA14 CMDA14 <21,22>
- T33 CMDA15 CMDA15 <21,22>
- W30 CMDA16 CMDA16 <22>
- AB30 CMDA18 CMDA18 <22>
- AB31 X CMDA19 CMDA19 <22>
- AA32 CMDA20 CMDA20 <21,22>
- AB33 CMDA21 CMDA21 <21,22>
- Y32 CMDA22 CMDA22 <21,22>
- Y33 CMDA23 CMDA23 <21,22>
- AB34 CMDA24 CMDA24 <21,22>
- AB35 CMDA25 CMDA25 <21,22>
- Y35 CMDA26 CMDA26 <21,22>
- Y34 CMDA27 CMDA27 <21,22>
- Y31 CMDA28 CMDA28 <21,22>
- Y30 CMDA29 CMDA29 <21,22>
- W29 CMDA30 CMDA30 <21,22>
- Y29 X CMDA31 CMDA31 <21,22>
- P32 DOMA0 DOMA0 <21,22>
- H34 DOMA1 DOMA1 <21,22>
- J30 DOMA2 DOMA2 <21,22>
- P30 DOMA3 DOMA3 <21,22>
- AF32 DOMA4 DOMA4 <21,22>
- AL32 DOMA5 DOMA5 <21,22>
- AL34 DOMA6 DOMA6 <21,22>
- AF35 DOMA7 DOMA7 <21,22>
- L35 DOSA#0 DOSA#0 <21,22>
- G35 DOSA#1 DOSA#1 <21,22>
- H31 DOSA#2 DOSA#2 <21,22>
- N32 DOSA#3 DOSA#3 <21,22>
- AD32 DOSA#4 DOSA#4 <21,22>
- AJ31 DOSA#5 DOSA#5 <21,22>
- AJ35 DOSA#6 DOSA#6 <21,22>
- AC34 DOSA#7 DOSA#7 <21,22>
- L34 DOSA0 DOSA0 <21,22>
- H35 DOSA1 DOSA1 <21,22>
- J32 DOSA2 DOSA2 <21,22>
- N31 DOSA3 DOSA3 <21,22>
- AE31 DOSA4 DOSA4 <21,22>
- AJ32 DOSA5 DOSA5 <21,22>
- AJ34 DOSA6 DOSA6 <21,22>
- AC33 DOSA7 DOSA7 <21,22>
- P29 X WCK0 WCK0 <21>
- R29 X WCK0# WCK0# <21>
- L29 X WCK1 WCK1 <21>
- M29 X WCK1# WCK1# <21>
- AG29 WCK2 WCK2 <21>
- AH29 WCK2# WCK2# <21>
- AD29 WCK3 WCK3 <21>
- AE29 WCK3# WCK3# <21>
- T32 CLKA0 CLKA0 <21>
- T31 CLKA# CLKA# <21>
- AC31 CLKA1 CLKA1 <22>
- AC30 CLKA1# CLKA1# <22>


Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	A8
CMD8	A8	A8
CMD2	CS0#_L	A6
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD11	CS1#_L	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date 2011/12/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title: VGA(6/12)-MEM Interface A		
Size: Document Number	Rev: 0.3	
PBL80 LA-7441P M/B		
Date: Monday, April 11, 2011	Sheet: 19	of 59






Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition A - Lower 32 bits


Support N12P-GV/GS
Support Max VRAM 2G




Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Under UV5 (below 150mils)



Under UV6 (below 150mils)







Memory Partition C - Lower 32 bits






Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



Memory Partition C - Upper 32 bits





Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPU	DeviceID	ROM_SI	ROM_SCLK	ROM_SO	STRAP0
N12P-GS	0x0DF4	Below Table	Pull up 15K	Pull down 10K	Pull up 45K
N12P-GV	0x1050	Below Table	Pull up 5K	Pull up 10K	Pull up 45K

GPU	DeviceID	STRAP1	STRAP2	STRAP3	STRAP4
N12P-GS	0x0DF4	Pull down 35K	Pull down 25K		
N12P-GV	0x1050	Pull down 35K	Pull down 5K	Pull down 5K	Pull down 10K

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User[3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable



SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device
1	VGA Device (Default)

GPU	DDR3 Type	VRAM	RAMCFG[3..0]	RV108
N12P-GS	64M16 900MHz	Hynix H5TQ1G63DFR-11C SA000041S20	512MB 0010 PD 15K	SD034154280
		Samsung K4W1G1646E-HC11 SA000041T00	1GB 0010 PD 15K	SD034200280
	128M16 900MHz	Hynix H5TQ2G63BFR-11C SA00003Y000	512MB 0011 PD 20K	SD034200280
		Samsung K4W2G1646C-HC11 SA000047Q00	1GB 0011 PD 20K	SD034200280
		Hynix H5TQ2G63BFR-11C SA00003Y000	1GB 0110 PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC11 SA00003M400	2GB 0110 PD 34.8K	SD034348280
N12P-GV	64M16 800MHz	Hynix H5TQ1G63DFR-12C SA0000324C0	1GB 0111 PD 45.3K	SD034453280
		Samsung K4W1G1646G-BC12 SA00004HS00	512MB 0111 PD 45.3K	SD034453280
	128M16 800MHz	Hynix H5TQ2G63BFR-12C SA00003VS00	512MB 0010 PD 15K	SD034154280
		Samsung K4W2G1646C-HC12 SA00003M400	512MB 0011 PD 20K	SD034200280
		Hynix H5TQ2G63BFR-12C SA00003VS00	1GB 0110 PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC12 SA00003M400	1GB 0111 PD 45.3K	SD034453280


Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc. VGA(12/12)-MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number PBL80 LA-7441P M/B
				Rev 0.3
				Date: Monday, April 11, 2011
				Sheet 25 of 59



ESD



CRT CONNECTOR





Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				0.3
Date: Monday, April 11, 2011				Sheet 26 of 59




Compal Electronics, Inc.

CRT





PBL80 LA-7441P M/B








Dual Channel LVDS Support 18.4" HD/FHD 16:9



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
				LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Monday, April 11, 2011
				Sheet	27 of 59




HDMI Connector




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title
				HDMI Connector
				Size Document Number
				PBL80 LA-7441P M/B
				Rev 0.3
				Date: Monday, April 11, 2011 Sheet 28 of 59


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Integrated SUS 1.05V VRM Enable
PCH_INTRVMEN High - Enable Internal VRs (must be always pulled high)



PCH_SPKR High = Enable (No Reboot) Low = Disabled (Default) *




ITPM Enabled Internal: Pull down 20k
SPI_MOSI High = Enabled Low = Disabled (Default) *








HDA_SYNC
 This signal has a weak internal pull down.
 *H=On Die PLL is supplied by 1.5V
 *L=On Die PLL is supplied by 1.8V


HDA_SDO
 This signal has a weak internal pull down.
 This signal can't PU



0604 CHANG AZ_SYNC AND AZ_SDOUT TO FIT INTEL SPEC



Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(1/9)-HDA/SATA/XDP/RTC/SPI Size: Custom Document Number: PBL80 LA-7441P M/B Rev: 0.3 Date: Monday, April 11, 2011 Sheet: 29 of 59



If strap is sampled high, the integrated Deep S4/S5 Wall (DSW) On-Die VR mode is enabled.


DSWORDREN - On Die DSW VR Enable
 * H: Enable
 L: Disable

0608 CHANGE PM_CLKRUN# FROM NOT PD OR PU TO PU +3VS





PCH_GPIO32 R256 1 2 8.2K 0.402 5%

+3VALW_PCH
 EC_SWI# R259 1 2 10K 0.402 5%
 PCH_GPIO29 R260 1 2 10K 0.402 5%

Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Cougar Point(3/9)-DMI/FDI/PWM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Monday, April 11, 2011
				Sheet	31 of 59
				Rev	0.3






Pull high at LVDS conn side.




Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

Compal Electronics, Inc.		
Title		
Cougar Point(4/9)-CRT/LVDS/HDMI/DP		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 32 of 59



GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




GPIO8
Integrated Clock Chip Enable

H ; Disable
L ; Enable





Reserve for ICC enable.




Security Classification		Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date	2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.		
Title Cougar Point(6/9)-CPU/GPIO/MISC		
Size Custom	Document Number PBL80 LA-7441P M/B	Rev 0.3
Date	Monday, April 11, 2011	Sheet 34 of 59




Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(9/9)-GND
Size	Document Number	Rev		
Custom	PBL80 LA-7441P M/B	0.3		
Date:	Monday, April 11, 2011	Sheet	37	of 59


SATA HDD 2.5" Conn.



ODD small board conn




SATA HDD 3.5" Conn.



MAXIM@: MAX4951BECTP+TGH7 (Default)
 TI@: SN75LVCP601TJR
 DEN@: Preemphasis Enable (Default)
 NDEN@: Standard SATA putput
 EQ@: Equalization maximum
 NEQ@: Equalization normal (Default)


HDD Repeater All close to JHDD1




PSATA_PTX_DRX_P0 RP 2 R505 1 SATA@ 0.0402 5% SATA_PTX_DRX_P0 <29>
 PSATA_PTX_DRX_N0 RP 2 R506 1 SATA@ 0.0402 5% SATA_PTX_DRX_N0 <29>
 PSATA_PRX_C_DTX_N0 RP 2 R507 1 SATA@ 0.0402 5% SATA_PRX_C_DTX_N0 <29>
 PSATA_PRX_C_DTX_P0 RP 2 R508 1 SATA@ 0.0402 5% SATA_PRX_C_DTX_P0 <29>

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	SATA-HDD&ODD/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				PBL80 LA-7441P M/B
				Rev
				0.3
				Date: Monday, April 11, 2011
				Sheet 38 of 59


Touch pad & LID & Card Reader & LED small board Connector




Slot 1 Half PCIe Mini Card-WLAN & BT3.0















USB & LID/B Right USB X 3





Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size			Document Number	
			PBL80 LA-7441P M/B	
Date			Monday, April 11, 2011	Rev
			Sheet	39 of 59



	RTL8105E	RTL8111E
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	1K ohm Pull-high	



LAN Conn.



Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title PCIE-LAN-RTL8105E/8111E		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.3
Date:	Monday, April 11, 2011	Sheet 40 of 59


BIOS Bus switch

SPI ROM For Basic ME ROM size 4MByte

- When Flash EC ROM.
KSO2 to Low (Test mode)
KSO3 to Low (ISP mode)-----FDA mode
EC_ON->Low, BUS_EN#->Low
U11 : Y->A0, PCH to BIOS ROM.
KSI4,5,6,7 direct to EC_SPI
 - When Flash BIOS ROM.
KSO2 to High
KSO3 to Low (ISP mode)
EC_ON->High, BUS_EN#->High.
U11 : Y->A1, KSI4,5,6,7 to BIOS ROM.
+3V_SPI from +3VALW
Set EC pin KSI4,5,6,7 to HiZ.
 - When normal operation.
EC_ON->High, BUS_EN#->Low.
U11 : Y->A0, PCH direct to BIOS ROM.
+3V_SPI from +3VS.
 - When enter S3,4
EC_ON->High, BUS_EN#->Low.
U11 : Y->A1, PCH direct to BIOS ROM.
But +3V_SPI from +3VS is no power.
- ** BUS_EN# only high when test mode.
And must make sure it's low when FDA mode.
Or HW use 10K pull down to GND.






BIOS SPI Flash (4MByte*1)





Security Classification	Compal Secret Data			Compal Electronics, Inc. Bus switch&BIOSROM	
Issued Date	2010/12/03	Deciphered Date	2011/12/03		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Monday, April 11, 2011
				Sheet	41 of 59


Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K 20K	PORT-I (PIN 32, 33) PORT-B (PIN 21, 22)	Headphone out Ext. MIC



SPEAKER CONN




Ext.MIC/LINE IN JACK



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title
				HD CODEC ALC269
				Size Document Number
				PBL80 LA-7441P M/B
				Rev 0.3
				Date: Monday, April 11, 2011 Sheet 42 of 59







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V

EC Power : +3VALW(default)

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
<p>Compal Electronics, Inc.</p> <p>ENE-KB930</p>				
Size	Document Number	Rev		
	PBL80 LA-7441P M/B	0.3		
Date:	Monday, April 11, 2011	Sheet	43	of 59




+3VALW TO +3VALW(PCH AUX Power)
Short J1 for PCH VCCSUS3.3




Security Classification		Compal Secret Data		Compal Electronics, Inc. DC-DC INTERFACE	
Issued Date	2010/12/03	Deciphered Date	2011/12/03		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title DC-DC INTERFACE	Size PBL80 LA-7441P M/B
				Date Monday, April 11, 2011	Rev 0.3
				Sheet 46 of 59	

DCIN jack P/N:DC301008L00,
need double confirm P/N with ME





need confirm: ME give us battery
connector P/N is DC040000800


@SUVIN_200275MR009G10PZR



PH1 under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C





If EC use 3VL and can not detect VGATE,
must connect ENO




Reserve when EC use +3VL.
Install when EC use +3VALW.

@ Pre-charge




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2011/12/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / BATT CONN / OTP
Size	Document Number	NCL61 LA-6321P M/B		Rev
				0.3
Date:	Monday, April 11, 2011	Sheet	47	of
			59	

for reverse input protection



Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
3.97A			


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/01/25	Deciphered Date	2011/12/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Rev
				Custom		0.3
				Date: Monday, April 11, 2011		Sheet 48 of 59
				PWR DCIN / Pre-charge		
				LA-7221P		




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 40.2K

Security Classification	Compal Secret Data	
Issued Date	2007/08/02	Deciphered Date
		2011/12/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title		
3.3VALWP/5VALWP		
Size	Document Number	Rev
Custort	PBL21 LA671P MB	0.3
Date:	Monday, April 11, 2011	Sheet 49 of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.3	
Date:	Monday, April 11, 2011	Sheet	50	of	59




(I_{peak} = 30A I_{max} = 21A , 1200mils , Via NO. = 6

Security Classification		Compal Secret Data		Title +1.5VP	
Issued Date	2007/05/29	Deciphered Date	2011/12/03		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number PBL21 LA6771P M/B
Date	Monday, April 11, 2011	Sheet	51 of 59	Rev	0.3




VSSIO_SENSE connect to GND directly.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/03	Title	PWR+1.05VSP+VCCPP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL21 LA6771P M/B
Date:	Monday, April 11, 2011	Sheet	52 of 59	Rev	0.3




Security Classification	Compal Secret Data		Title	
Issued Date	2006/11/23	Deciphered Date	2011/12/03	0.75VSP/1.2VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				PBL21 LA6771P M/B
				Rev
				0.3
				Date
				Monday, April 11, 2011
				Sheet
				53 of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/03	Title	PWR+VCCSAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PBL21 LA6771P M/B
				Date	Monday, April 11, 2011
				Sheet	54 of 59
				Rev	0.3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_2	
Size	Custom	Document Number		Rev	0.3
Date:	Monday, April 11, 2011	Sheet	56	of	59





43.46.50.52.54.57> SUSP# SYSON <41.43.45.46.51>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/03	Title	PWR+12V SEPIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Date	Monday, April 11, 2011
				Sheet	58 of 59

PIR (Product Improve Record)

PBL80 LA-7441P SCHEMATIC CHANGE LIST
 REVISION CHANGE:

Revision Change: 0.1 to 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	02/18	43	Change R392 to 330K	For Compal common design
2	02/18	39	Delete U10,R400,R401,C331,C332	Change LID SW to USB small board.
3	02/24	45	Change D23 to D23 and D7	
4	02/25	12	Add C202,C208,C216,C218	Add 0.1U X4 for EMI request.
5	02/25	43	Add R431,C406	Add RC for EMI request.
6	03/02	39	Add L22,L23,L23,R183,R214,R216,R218,R222,R224	For EMI request.
7	03/02	43	Add R391	For EC request.
8	03/02	28	Add C319	For ESD request.
9	03/02	28	Add C500,C501	For ESD request.
10	03/02	41	Add R433,C421	For EMI request.
11	03/02	41	Add R1553,C402	For HW test.
12	03/02	43	Add C308	For ESD request.
13	03/02	43	Delete R409	For HW no need.
14	03/02	44	Add C407,C408,C409,C420	For ESD request.
15	03/02	44	Delete C333,R406	For ESD request.

Revision Change: 0.2 to 0.3

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	03/21	5	Add C55	For ESD request.
2	03/21	43	Add C323	For ESD request.
3	03/31	44	Add C307,C324	For ESD request.
4	04/06	5	Add C56,C57	For ESD request.
5	04/06	5	Add C327	For ESD request.

Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	HW-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
Date: Monday, April 11, 2011				Sheet	59 of 59

www.s-manuals.com