


# *Compal Confidential*

## *PBL80 Project*


### **LA-7441P REV 0.1 Schematic**

Intel Sandy Bridge/Cougar Point  
N12P-GV/GS-Optimus Only  
2011-01-21 Rev. 0.1

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.1
				Date:	Friday, January 21, 2011	Sheet 1 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Date: Friday, January 21, 2011			Sheet: 2 of 58		Rev: 0.1



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>Power Map</b>		
Issued Date	2010/12/03	Deciphered Date	2011/12/03			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				<b>PBL80 LA-7441P M/B</b>		0.1
				Date:	Friday, January 21, 2011	Sheet 3 of 58

# Voltage Rails

( O MEANS ON X MEANS OFF )

power plane	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +5VALW_PCH +3VALW_PCH +3V_LAN +3V_EC +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS_VCCP +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VCCSA +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU +1.2VS
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1 (Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW

Function	VRAM					GPU		Board ID
description	VRAM	Samsung 64bits	Hynix 64bits	Samsung 128bits	Hynix 128bits	N12P-GS	N12P-GV	Adaptor
explain	VRAM	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Adaptor
BTO	8PCS@	PD 20K	PD 15K	PD 45.3K	PD 34.8K	N12PGS@	N12PGV@	90W@, 120W@

Function	Crisis recovery	HDMI	WLAN+BT		LAN	
description	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)	WLAN+BT (BT pin 5)	Giga LAN	10/100M LAN
explain	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)	WLAN+BT (BT pin 5)	Strap pin	Strap pin
BTO	Debug@	HDMI@	BT@	COMBO@	8111E@	8105E@

Function	USB3.0/2.0 Colay		SATA3.0 Repeater Chip	SATA Preemphasis		SATA Equalization		
description	USB3.0	USB2.0	MAXIM	TI	Preemphasis		Equalization	
explain	USB3.0	USB2.0	MAX4951	SN75LVCP601	Enable	Disable	Maximum	Normal
BTO	USB3@	USB2@	MAXIM@	TI@	DEN@	NDEN@	EQ@	NEQ@

Function	SATA path	
description	PCH	Repeater
explain	PCH	Repeater
BTO	SATA@	SATARP@

## PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMMA1	A0 H	1010 0000 b
+3VS	DDR SO-DIMMA2	A0 H	1010 0010 b
+3VS	DDR SO-DIMMB1	A4 H	1010 0100 b
+3VS	DDR SO-DIMMB2	A0 H	1010 0110 b
+3VS	WLAN		









## EC SM Bus1 Address

## EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
				+3VS	VGA Thermal Sensor	9A H	1001 1010 b

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	PBL80 LA-7441P M/B	0.1
Date:	Friday, January 21, 2011	Sheet	4	of	58	

# Support Dual Core/ Quad Core



If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through 1k +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1k +/- 5% resistor


DDR3 Compensation Signals Layout Note: Please these resistors near Processor

Routed as a single daisy chain

Close to CPU side

PU/PD for JTAG signals

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Sandy Bridge(1/6)-CLK/MISC/JTAG/XDP/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number <b>PBL80 LA-7441P M/B</b>
				Rev 0.1
				Date: Friday, January 21, 2011
				Sheet 5 of 58






PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)







Sandy Bridge\_iPGA\_Rev0p61  
 CONN@

Security Classification	Compal Secret Data		Title
Issued Date	2010/12/03	Deciphered Date	2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			<b>Sandy Bridge(2/6)-DMI/FDI/PEG/eDP</b> Size: PBL80 LA-7441P M/B Date: Friday, January 21, 2011
			Rev: 0.1 Sheet: 6 of 58



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.	
				Sandy Bridge(3/6)-DDR III	
Size	Document Number	PBL80 LA-7441P M/B		Rev	0.1
Date:	Friday, January 21, 2011	Sheet	7	of 58	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size			Document Number	
Custom			PBL80 LA-7441P M/B	
Date:	Friday, January 21, 2011	Sheet	8	of 58




**Material Note (GFXCORE)**  
 2 x 330 µF on Bottom socket edge  
 Bottom Socket Cavity 22U 0805 \*2  
 Bottom Socket Edge 22U 0805 \*4  
 Top Socket Cavity 22U 0805 \*2  
 Top Socket Edge 22U 0805 \*4




**POWER Group2**



**Material Note (VDDQ)**  
 Bottom Socket Edge  
 1 x 330 µF  
 10U 0805 \*6




**Material Note (+1.8V\_VCCPLL)**  
 1 x 330 µF  
 Bottom Socket Edge  
 1U 0402 \*1  
 10U 0805 \*1



**Material Note (VCCSA)**  
 1 x 330 µF  
 Bottom Socket Cavity 10U 0805 \*2  
 Bottom Socket Edge 10U 0805 \*1



**+1.5V\_CPU Source**




Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.	
				Sandy Bridge(4/6)-PWR	
Size	Document Number			Rev	
Custom	PBL80 LA-7441P M/B			0.1	
Date:	Friday, January 21, 2011	Sheet	9	of	58

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


# CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed





Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




**Material Note (+CPU\_CORE)**  
 4 x 330 µF  
 Top Socket Cavity 22U 0805 \*8  
 Top Socket Edge 22U 0805 \*8  
 Bottom Socket Cavity 10U 0805 \*10



Security Classification	Compal Secret Data		Title		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Sandy Bridge(6/6)-GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				PBL80 LA-744 1P M/B	
				Date:	Friday, January 21, 2011
				Sheet	11 of 58





# Support SO DIMM X 4 Support 1066/1333MHz

<7> DDR\_A\_D[0..63]  
<7> DDR\_A\_DQS[0..7]  
<7> DDR\_A\_DQS# [0..7]  
<7> DDR\_A\_MA[0..15]



# Support SO DIMM X 4 Support 1066/1333MHz


<7> DDR\_A\_D[0..63]  
<7> DDR\_A\_DQS[0..7]  
<7> DDR\_A\_DQS# [0..7]  
<7> DDR\_A\_MA[0..15]



Standard: 5.2mm  
<Address: SA1:SA0=00>  
BOT


Reverse: 4mm  
<Address: SA1:SA0=01>  
TOP

Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	DDRIII-DIMMA
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Size	Document Number	Date		Rev
Custom	PBL80 LA-7441P M/B	Friday, January 21, 2011	12	0.1
<p>Compal Electronics, Inc.</p>				








N12PGS@  
UV1  
N12P-GS-A1\_BGA\_973P




PCIE GTX_C CRX P0	CV6	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P0	AL17
PCIE GTX_C CRX N0	CV7	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N0	AM17
PCIE GTX_C CRX P1	CV8	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P1	AM18
PCIE GTX_C CRX N1	CV9	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N1	AM19
PCIE GTX_C CRX P2	CV10	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P2	AL19
PCIE GTX_C CRX N2	CV11	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N2	AK19
PCIE GTX_C CRX P3	CV12	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P3	AM20
PCIE GTX_C CRX N3	CV13	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N3	AM20
PCIE GTX_C CRX P4	CV14	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P4	AM21
PCIE GTX_C CRX N4	CV15	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N4	AM22
PCIE GTX_C CRX P5	CV16	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P5	AM23
PCIE GTX_C CRX N5	CV17	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N5	AK22
PCIE GTX_C CRX P6	CV18	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P6	AL23
PCIE GTX_C CRX N6	CV19	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N6	AM23
PCIE GTX_C CRX P7	CV20	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P7	AM24
PCIE GTX_C CRX N7	CV21	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N7	AM24
PCIE GTX_C CRX P8	CV22	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P8	AL25
PCIE GTX_C CRX N8	CV23	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N8	AK25
PCIE GTX_C CRX P9	CV24	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P9	AL26
PCIE GTX_C CRX N9	CV25	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N9	AM26
PCIE GTX_C CRX P10	CV26	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P10	AM27
PCIE GTX_C CRX N10	CV27	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N10	AM28
PCIE GTX_C CRX P11	CV28	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P11	AL28
PCIE GTX_C CRX N11	CV29	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N11	AK28
PCIE GTX_C CRX P12	CV30	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P12	AK29
PCIE GTX_C CRX N12	CV31	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N12	AL29
PCIE GTX_C CRX P13	CV32	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P13	AM29
PCIE GTX_C CRX N13	CV33	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N13	AM30
PCIE GTX_C CRX P14	CV34	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P14	AM31
PCIE GTX_C CRX N14	CV35	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N14	AM32
PCIE GTX_C CRX P15	CV36	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX P15	AN32
PCIE GTX_C CRX N15	CV37	1	2	0.22U_0402_10V6K	PCIE GTX_C CRX N15	AP32



Internal Thermal Sensor

<15>	SMB_CLK_GPU	E2	SMB_CLK_GPU
<15>	SMB_DATA_GPU	E1	SMB_DATA_GPU
	VGA_EDID_CLK	E3	VGA_EDID_CLK
	VGA_EDID_DATA	E4	VGA_EDID_DATA
	I2CB_SCL	G3	I2CB_SCL
	I2CB_SDA	G2	I2CB_SDA
	I2CA_SCL	G1	I2CA_SCL
	I2CA_SDA	G4	I2CA_SDA
	HDCP_SCL	F8	HDCP_SCL
	HDCP_SDA	G6	HDCP_SDA




Security Classification	Compal Secret Data
Issued Date	2010/12/03
Deciphered Date	2011/12/03

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.					
Title					
VGA(1/12)-PCIE/DAC/GPIO					
Size	Document Number	Rev			
	PBL80 LA-7441P M/B	0.1			
Date	Friday, January 21, 2011	Sheet	14	of	58



Pstate	GPU_VID0	GPU_VID1	N12P-GS	N12P-GV
P8-P12	0	0	0.825V	0.85V
P0 (Hot)	1	0	0.975V	1V
	0	1		
P0 (cold)	1	1	1V	1.025V




GS EDP Peak is 35.32A  
GV EDP Peak is 21.56A



Security Classification		Compal Secret Data		Title		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	VGA(3/12)-VGA CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.1
Date: Friday, January 21, 2011				Sheet	16	of 58







N12P-GV-A1\_BGA\_973P  
N12PGV@

Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date 2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

<b>Compal Electronics, Inc.</b>		
<b>VGA(5/12)-GND</b>		
Title	Document Number	Rev
	<b>PBL80 LA-7441P M/B</b>	0.1
Date:	Friday, January 21, 2011	Sheet 18 of 58

<21,22> MDA[0..63] ← MDA[0..63]

- MDA0 L32 FBA\_D0
- MDA1 N33 FBA\_D1
- MDA2 L33 FBA\_D2
- MDA3 N34 FBA\_D3
- MDA4 N35 FBA\_D4
- MDA5 P36 FBA\_D5
- MDA6 P33 FBA\_D6
- MDA7 P34 FBA\_D7
- MDA8 K35 FBA\_D8
- MDA9 K33 FBA\_D9
- MDA10 K34 FBA\_D10
- MDA11 H33 FBA\_D11
- MDA12 G34 FBA\_D12
- MDA13 G33 FBA\_D13
- MDA14 E34 FBA\_D14
- MDA15 E33 FBA\_D15
- MDA16 G31 FBA\_D16
- MDA17 F30 FBA\_D17
- MDA18 G30 FBA\_D18
- MDA19 G32 FBA\_D19
- MDA20 K30 FBA\_D20
- MDA21 K32 FBA\_D21
- MDA22 H30 FBA\_D22
- MDA23 K31 FBA\_D23
- MDA24 L31 FBA\_D24
- MDA25 L30 FBA\_D25
- MDA26 M32 FBA\_D26
- MDA27 N30 FBA\_D27
- MDA28 M30 FBA\_D28
- MDA29 P31 FBA\_D29
- MDA30 R32 FBA\_D30
- MDA31 R30 FBA\_D31
- MDA32 AC30 FBA\_D32
- MDA33 AC32 FBA\_D33
- MDA34 AH31 FBA\_D34
- MDA35 AF31 FBA\_D35
- MDA36 AF30 FBA\_D36
- MDA37 AE30 FBA\_D37
- MDA38 AC32 FBA\_D38
- MDA39 AD30 FBA\_D39
- MDA40 AN33 FBA\_D40
- MDA41 AL31 FBA\_D41
- MDA42 AM33 FBA\_D42
- MDA43 AL33 FBA\_D43
- MDA44 AK30 FBA\_D44
- MDA45 AK32 FBA\_D45
- MDA46 AI30 FBA\_D46
- MDA47 AH30 FBA\_D47
- MDA48 AH33 FBA\_D48
- MDA49 AI35 FBA\_D49
- MDA50 AH34 FBA\_D50
- MDA51 AH32 FBA\_D51
- MDA52 AJ33 FBA\_D52
- MDA53 AL35 FBA\_D53
- MDA54 AM34 FBA\_D54
- MDA55 AM35 FBA\_D55
- MDA56 AF33 FBA\_D56
- MDA57 AE32 FBA\_D57
- MDA58 AE34 FBA\_D58
- MDA59 AE35 FBA\_D59
- MDA60 AE34 FBA\_D60
- MDA61 AE33 FBA\_D61
- MDA62 AB32 FBA\_D62
- MDA63 AC35 FBA\_D63



Part 2 of 7

MEMORY INTERFACE

- FBA\_CMD0 U30 CMDA0 <CMDA0 <21>
  - FBA\_CMD1 V30 X CMDA1 <CMDA1 <21>
  - FBA\_CMD2 U31 CMDA2 <CMDA2 <21>
  - FBA\_CMD3 V32 CMDA3 <CMDA3 <21>
  - FBA\_CMD4 T35 CMDA4 <CMDA4 <21,22>
  - FBA\_CMD5 U33 CMDA5 <CMDA5 <21,22>
  - FBA\_CMD6 W32 CMDA6 <CMDA6 <21,22>
  - FBA\_CMD7 W33 CMDA7 <CMDA7 <21,22>
  - FBA\_CMD8 W31 CMDA8 <CMDA8 <21,22>
  - FBA\_CMD9 W34 CMDA9 <CMDA9 <21,22>
  - FBA\_CMD10 U34 CMDA10 <CMDA10 <21,22>
  - FBA\_CMD11 U35 CMDA11 <CMDA11 <21,22>
  - FBA\_CMD12 U32 CMDA12 <CMDA12 <21,22>
  - FBA\_CMD13 T32 CMDA13 <CMDA13 <21,22>
  - FBA\_CMD14 T33 CMDA14 <CMDA14 <21,22>
  - FBA\_CMD15 W30 CMDA15 <CMDA15 <21,22>
  - FBA\_CMD16 AB30 CMDA16 <CMDA16 <22>
  - FBA\_CMD17 AA30 X CMDA17 <CMDA17 <22>
  - FBA\_CMD18 AB31 CMDA18 <CMDA18 <22>
  - FBA\_CMD19 AA32 CMDA19 <CMDA19 <22>
  - FBA\_CMD20 AB33 CMDA20 <CMDA20 <21,22>
  - FBA\_CMD21 Y32 CMDA21 <CMDA21 <21,22>
  - FBA\_CMD22 Y33 CMDA22 <CMDA22 <21,22>
  - FBA\_CMD23 AB34 CMDA23 <CMDA23 <21,22>
  - FBA\_CMD24 AB35 CMDA24 <CMDA24 <21,22>
  - FBA\_CMD25 Y35 CMDA25 <CMDA25 <21,22>
  - FBA\_CMD26 W35 CMDA26 <CMDA26 <21,22>
  - FBA\_CMD27 Y34 CMDA27 <CMDA27 <21,22>
  - FBA\_CMD28 Y31 CMDA28 <CMDA28 <21,22>
  - FBA\_CMD29 Y30 CMDA29 <CMDA29 <21,22>
  - FBA\_CMD30 W29 CMDA30 <CMDA30 <21,22>
  - FBA\_CMD31 Y29 X CMDA31 <CMDA31 <22>
- 
- P32 DOMA0 <DOMA[7..0] <21,22>
  - H34 DOMA1
  - J30 DOMA2
  - P30 DOMA3
  - FBA\_DQM3 AF32 DOMA4
  - FBA\_DQM4 AF32 DOMA5
  - FBA\_DQM5 AL34 DOMA6
  - FBA\_DQM7 AF35 DOMA7
- 
- L35 DOSA#0 <DOSA[7..0] <21,22>
  - G35 DOSA#1
  - H31 DOSA#2
  - N32 DOSA#3
  - AD32 DOSA#4
  - AJ31 DOSA#5
  - AJ35 DOSA#6
  - AC34 DOSA#7
- 
- L34 DOSA0 <DOSA[7..0] <21,22>
  - H35 DOSA1
  - J32 DOSA2
  - N31 DOSA3
  - AE31 DOSA4
  - AJ32 DOSA5
  - AJ34 DOSA6
  - AC33 DOSA7
- 
- FBA\_WCK0 P29 X <CLKA0 <21>
  - FBA\_WCK0\_N R29 X <CLKA0# <21>
  - FBA\_WCK1 L29 X <CLKA1 <22>
  - FBA\_WCK1\_N M29 X <CLKA1# <22>
  - FBA\_WCK2 AG29 <CLKA1 <22>
  - FBA\_WCK2\_N AH29 <CLKA1# <22>
  - FBA\_WCK3 AD29 <CLKA1 <22>
  - FBA\_WCK3\_N AE29 <CLKA1# <22>
- 
- T32 CLKA0 <CLKA0 <21>
  - T31 CLKA0# <CLKA0# <21>
  - AC31 CLKA1 <CLKA1 <22>
  - AC30 CLKA1# <CLKA1# <22>


### Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	A8
CMD8	A8	A8
CMD2	CS0#_L	A6
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

Compal Electronics, Inc.		
Title VGA(6/12)-MEM Interface A		
Size	Document Number	Rev
	PBL80 LA-7441P M/B	0.1
Date:	Friday, January 21, 2011	Sheet 19 of 58







**Mode E - Mirror Mode Mapping**

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(7/12)-MEM Interface C	
				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Rev
				Friday, January 21, 2011	0.1
				Sheet	20 of 58

# Memory Partition A - Lower 32 bits

Support N12P-GV/GS  
Support Max VRAM 2G



## Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2







# Memory Partition C - Lower 32 bits




## Mode E - Mirror Mode Mapping


Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



# Memory Partition C - Upper 32 bits








Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



GPU	DeviceID	ROM_SI	ROM_SCLK	ROM_SO	STRAP0
N12P-GS	0x0DF4	Below Table	Pull up 15K	Pull down 10K	Pull up 45K
N12P-GV	0x1050	Below Table	Pull up 5K	Pull up 10K	Pull up 45K

GPU	DeviceID	STRAP1	STRAP2	STRAP3	STRAP4
N12P-GS	0x0DF4	Pull down 35K	Pull down 25K		
N12P-GV	0x1050	Pull down 35K	Pull down 5K	Pull down 5K	Pull down 10K

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User[3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable





SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)



VGA_DEVICE	
0	3D Device
1	VGA Device (Default)

GPU	DDR3 Type	VRAM	RAMCFG[3..0]	RV108
N12P-GS	64M16 900MHz	Hynix H5TQ1G63DFR-11C SA000041S20	512MB 0010 PD 15K	SD034154280
		Samsung K4W1G1646E-HC11 SA000041T00	1GB 0010 PD 15K	SD034154280
	128M16 900MHz	Hynix H5TQ2G63BFR-11C SA00003Y000	512MB 0011 PD 20K	SD034200280
		Samsung K4W2G1646C-HC11 SA000047Q00	1GB 0011 PD 20K	SD034200280
		Hynix H5TQ2G63BFR-11C SA00003Y000	1GB 0110 PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC11 SA00003MQ40	2GB 0110 PD 34.8K	SD034348280
N12P-GV	64M16 800MHz	Hynix H5TQ1G63DFR-12C SA0000324C0	1GB 0111 PD 45.3K	SD034453280
		Samsung K4W1G1646G-BC12 SA00004HS00	512MB 0111 PD 45.3K	SD034453280
	128M16 800MHz	Hynix H5TQ2G63BFR-12C SA00003VS00	512MB 0010 PD 15K	SD034154280
		Samsung K4W2G1646C-HC12 SA00003M400	512MB 0011 PD 20K	SD034200280
		Hynix H5TQ2G63BFR-12C SA00003VS00	1GB 0110 PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC12 SA00003M400	1GB 0111 PD 45.3K	SD034453280



Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>VGA(12/12)-MISC</b>
Size	Document Number	Rev	Date: Friday, January 21, 2011   Sheet 25 of 58	
Custom	PBL80 LA-7441P M/B	0.1		




**CRT CONNECTOR**





Security Classification	Compal Secret Data		Title		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Friday, January 21, 2011
				Sheet	26 of 58



**Dual Channel LVDS Support 18.4" HD/FHD 16:9**









**LCD/PANEL BD. Conn.**






**ESD**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS	
Size	Document Number	PBL80 LA-7441P M/B		Rev	0.1
Date	Friday, January 21, 2011	Sheet	27	of 58	













### HDMI Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
				HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
		PBL80 LA-7441P M/B		0.1	
		Date:	Friday, January 21, 2011	Sheet	28 of 58






Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Cougar Point(2/9)-PCI-E/SMBUS/CLK		
Size	Document Number	Rev
Custom	PBL80 LA-7441P M/B	0.1
Date:	Friday, January 21, 2011	Sheet 30 of 58



If strap is sampled high, the integrated Deep Sleep Wall (DSW) On-Die VR mode is enabled.


DSWODVREN - On Die DSW VR Enable  
 \* H: Enable  
 L: Disable

0608 CHANGE PM\_CLKRUN# FROM NOT PD OR PU TO PU +3VS





Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title			<b>Compal Electronics, Inc.</b>	
Size			Cougar Point(3/9)-DMI/FDI/PWM	
Customer	Document Number		PBL80 LA-7441P M/B	
Date	Friday, January 21, 2011	Sheet	31	of 58
Rev	0.1			



Pull high at LVDS conn side.






Security Classification	Compal Secret Data	
Issued Date	2010/12/03	Deciphered Date
		2011/12/03




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title <b>Cougar Point(4/9)-CRT/LVDS/HDMI/DP</b>		
Size	Document Number	Rev
Custom	<b>PBL80 LA-7441P M/B</b>	0.1
Date:	Friday, January 21, 2011	Sheet 32 of 58










Boot BIOS Strap bit1 BBS1			
	Bit11	Bit10	Boot BIOS Destination
GNT1#/ GPIO51	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC



USB port6 and port7 are disabled on HM65




Security Classification	Compal Secret Data		Title
Issued Date	2010/12/03	Deciphered Date	2011/12/03
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
<p>Compal Electronics, Inc. Cougar Point(5/9)-USB/PCI/NAND/STRAP</p>			Rev 0.1
<p>Size Custom PBL80 LA-7441P M/B</p>			Rev 0.1
Date:	Friday, January 21, 2011	Sheet	33 of 58



**GPIO28**  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up

★ H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable




**GPIO8**  
Integrated Clock Chip Enable

H ; Disable  
★ L ; Enable




**Reserve for ICC enable.**



**GPIO28**  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up

★ H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable



**GPIO8**  
Integrated Clock Chip Enable

H ; Disable  
★ L ; Enable



**Reserve for ICC enable.**



Security Classification	Compal Secret Data		
Issued Date	2010/12/03	Deciphered Date	2011/12/03

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title <b>Compal Electronics, Inc.</b> <b>Cougar Point(6/9)-CPU/GPIO/MISC</b>			
Size	Document Number	Rev	
Custom	<b>PBL80 LA-7441P M/B</b>	0.1	
Date:	Friday, January 21, 2011	Sheet	34 of 58









Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS TO BE KEPT IN THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(9/9)-GND PBL80 LA-7441P M/B Friday, January 21, 2011
Size	Document Number	Rev	0.1	
Customer	PBL80 LA-7441P M/B			Sheet 37 of 58


### SATA HDD 2.5" Conn.



### ODD small board conn




### SATA HDD 3.5" Conn.




### HDD Repeater All close to JHDD1


MAXIM@: MAX4951BECTP+TG7 (Default)  
 TI@: SN75LVCP601TJR  
 DEN@: Preemphasis Enable (Default)  
 NDEN@: Standard SATA putput  
 EQ@: Equalization maximum  
 NEQ@: Equalization normal (Default)




Note: +HDD\_DEW1, +HDD\_DEW2, +HDD\_EQ1, +HDD\_EQ2 need to route 10 mils




# USB/B Right USB X 3




# Slot 1 Half PCIe Mini Card-WLAN & BT3.0



# Touch pad & LID & Card Reader & LED small board Connector



# Lid SW



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	USB/B&TP/LED/CR/B&LID&PCIe-WLAN			
Size	Document Number	PBL80 LA-7441P M/B		Rev 0.1
Date:	Friday, January 21, 2011	Sheet	39	of 58







# BIOS Bus switch

## SPI ROM For Basic ME ROM size 4MByte

- When Flash EC ROM.  
KSO2 to Low (Test mode)  
KSO3 to Low (ISP mode)-----FDA mode  
EC\_ON->Low, BUS\_EN#->Low  
U11 : Y->A0, PCH to BIOS ROM.  
KSI4,5,6,7 direct to EC\_SPI
  - When Flash BIOS ROM.  
KSO2 to High  
KSO3 to Low (ISP mode)  
EC\_ON->High, BUS\_EN#->High.  
U11 : Y->A1, KSI4,5,6,7 to BIOS ROM.  
+3V\_SPI from +3VALW  
Set EC pin KSI4,5,6,7 to HiZ.
  - When normal operation.  
EC\_ON->High, BUS\_EN#->Low.  
U11 : Y->A0, PCH direct to BIOS ROM.  
+3V\_SPI from +3VS.
  - When enter S3,4  
EC\_ON->High, BUS\_EN#->Low.  
U11 : Y->A1, PCH direct to BIOS ROM.  
But +3V\_SPI from +3VS is no power.
- \*\* BUS\_EN# only high when test mode.  
And must make sure it's low when FDA mode.  
Or HW use 10K pull down to GND.






## BIOS SPI Flash (4MByte\*1)





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Bus switch&BIOSROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number PBL80 LA-7441P M/B
				Date	Friday, January 21, 2011
				Sheet	41 of 58
				Rev	0.1


Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K 20K	PORT-I (PIN 32, 33) PORT-B (PIN 21, 22)	Headphone out Ext. MIC



**SPEAKER CONN**




**Ext.MIC/LINE IN JACK**



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.	
				HD CODEC ALC269	
Size	Document Number			Rev	
	PBL80 LA-7441P M/B			0.1	
Date:	Friday, January 21, 2011	Sheet	42	of 58	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V




EC Power : +3VALW(default)


Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	ENE-KB930
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Date:	Friday, January 21, 2011	Sheet	43 of 58	Rev 0.1

Compal Electronics, Inc.			
ENE-KB930			
Size	Document Number	Rev	
	PBL80 LA-7441P M/B	0.1	



### SPI Flash (1MByte\*1)




### Power Button/ PWR/B




### KEYBOARD CONN.




### Screw Hole





### CPU




### VGA



### WLAN




### ISPD




PCB
















DC-IN









### PCB Federal Mark PAD





Security Classification	Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	ECROM/KB/PWR/B/SCREW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				PBL80 LA-7441P M/B
				Rev 0.1
Date: Friday, January 21, 2011				Sheet 44 of 58



Security Classification	Compel Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	PCIE-USB3.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	PBL80 LA-7441P M/B		Rev
				0.1
Date:	Friday, January 21, 2011	Sheet	45	of 58



**+3VALW TO +3VALW(PCH AUX Power)**  
 Short J1 for PCH VCCSUS3.3




Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	DC-DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PBL80 LA-7441P M/B	
Date: Friday, January 21, 2011				Sheet	46 of 58






for reverse input protection




Vin Detector		
Min.	Typ	Max.
H-->L	17.23V	
L-->H	17.63V	
ILIM and external DPM		
3.97A		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-7221P
				Date:	Friday, January 21, 2011
				Sheet	48 of 58
				Rev	0.1






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Friday, January 21, 2011	Sheet	50	of	58




Security Classification		Compal Secret Data		Title <b>+1.5VP</b>	
Issued Date	2007/05/29	Deciphered Date	2008/05/29		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>PBL21 LA6771P M/B</b>	
Date				Friday, January 21, 2011	Rev 0.1
Sheet				51	of 58

(Ipeak = 30A Imax= 21A , 1200mils ,Via NO.= 6




VSSIO\_SENSE connect to GND directly.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	<b>PWR+1.05VSP+VCCPP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>PBL21 LA6771P M/B</b>
				Date	Friday, January 21, 2011
				Sheet	52 of 58




Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.75VSP/1.2VSP
Size	Document Number			Rev
	PBL21 LA6771P M/B			0.1
Date:	Friday, January 21, 2011	Sheet	53 of 58	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+VCCSAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL21 LA6771P M/B
Date:	Friday, January 21, 2011	Sheet	54 of 58	Rev	0.1




(CPU Ipeak=94A, Imax(TDP)=56A )  
 (CFX Ipeak=33A, Imax(TDP)=21.5 A)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>CPU CORE 1</b> Document Number <b>PCA60/70 LA-7001P M/B</b> Date: Friday, January 21, 2011
Rev	0.1	Sheet	55	of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_2	
Size	Custom	Document Number		Rev	0.1
Date:	Friday, January 21, 2011	Sheet	56	of	58




N12P-GS Ipeak=35.32A							
GPU_VID1	GPU_VID0	+VGA_CORE	PR901	PR902	PR903	PR904	PL901
0	0	0.825V	1.8K	10.5K	8.87K	54.9K	0.36uH
0	1	0.975V					
1	1	1.0V					

N12P-GV Ipeak=21.56A							
GPU_VID1	GPU_VID0	+VGA_CORE	PR901	PR902	PR903	PR904	PL901
0	0	0.85V	1.8K	10.5K	8.87K	54.9K	0.36uH
0	1	1.0V					
1	1	1.025V					



must create part number



43.46.50.52.54.57> SUSP# SYSON <41.43.45.46.51>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	<b>PWR+12V SEPIC</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	<b>PBL21 LA6771P M/B</b>
				Date	Friday, January 21, 2011
				Sheet	58 of 58
				Rev	0.1

[www.s-manuals.com](http://www.s-manuals.com)