

Compal Confidential

PBL60 Schematics Document


AMD APU Zacate-FT1 + FCH Hudson-M1 + GPU Seymour XT-M2

2010-02-15

REV: 1.0

Dr-Bios.com


Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7322P	1.0
Date:				Thursday, February 17, 2011	Sheet 1 of 47



LS-7326P
Power BD

LS-7322P
Audio BD

Thermal Sensor
page 18



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P02-Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size B	Document Number	Date		Rev	1.0
	LA-7322P	Thursday, February 17, 2011		Sheet	2 of 47

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

SMBUS Control Table

	SOURCE	MIINI1	BATT	APU	FCH	SODIMM	VRAM
EC_SMB_CK1 EC_SMB_DA1	KB930	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	X	V	V	X	V
FCH_SMCLK0 FCH_SMDAT0	FCH (+3VS)	V	X	X	X	V	X
FCH_SMCLK3 FCH_SMDAT3	FCH (+3VALW)	X	X	V	X	X	X

FCH Hudson-M1 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	JUSB1
Port1	JUSB2
Port2	Camera
Port3	JMINI (WLAN)
Port4	Card Reader
Port5	JUSB3
Port6	NC
Port7	NC
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC

Brazos PCIE Port List

APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

SCL0, SDA0 (Primary SMBUS in the S0 domain)
 SCL1, SDA1 (Secondary SMBUS supporting ASF)
 SCL2, SDA2 (Primary SMBUS in the S5 domain)
 SCL3, SDA3 (Primary low-voltage SBMBUS for Processor TSI)
 SCL4, SDA4 (Primary SMBUS in the S5 domain)

L01 : 16G@/VGA@/LS@/X76@L03

L02 : 16G@/UMA@/LS@

L03 : 15G@/VGA@/LS@/X76@L03

L04 : 15G@/UMA@/LS@

L05 : 16G@/VGA@/LS@/X76@L01

L06 : 15G@/VGA@/LS@/X76@L01

L07 : 1G@/VGA@/LS@/X76@L03

L08 : 1G@/UMA@/LS@

L09 : 1G@/VGA@/LS@/X76@L01

Symbol Note :

 : means Digital Ground

 : means Analog Ground

BOM Structure

15G@ : 1.5G CPU (E240)
 16G@ : 1.6G CPU (E350)
 1G@ : 1G CPU (C50)
 UMA@ : APU output.
 VGA@ : GPU used.
 LS@ : Level shift used.
 X76@L01 : VRAM 1G.
 X76@L03 : VRAM 512M.

Dr-Bios.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-7322P Date: Thursday, February 17, 2011
Size B	3	Rev	1.0	Sheet 3 of 47

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VSG)

PCIE_VDDC(1.0V)

VDDR1(1.5VSG)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)


PERSTb

REFCLK

Straps Reset

Straps Valid

Global ASIC Reset




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON








BACO option :

PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
 PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P04-dGPU Block Diagram	
Size B	Document Number	Rev		Date	
	LA-7322P	1.0		Thursday, February 17, 2011	
Date		Sheet		4 of 47	




Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
		Customer	LA-7322P	1.0
		Date	Thursday, February 17, 2011	Sheet 5 of 47

DDR A MA0	R17	M_ADD0	B14	DDR A D0
DDR A MA1	H19	M_ADD1	A15	DDR A D1
DDR A MA2	J17	M_ADD2	A17	DDR A D2
DDR A MA3	H18	M_ADD3	D18	DDR A D3
DDR A MA4	G17	M_ADD4	A14	DDR A D4
DDR A MA5	H17	M_ADD5	C14	DDR A D5
DDR A MA6	H15	M_ADD6	C16	DDR A D6
DDR A MA7	G18	M_ADD7	D16	DDR A D7
DDR A MA8	E19	M_ADD8	C18	DDR A D8
DDR A MA9	E19	M_ADD9	A19	DDR A D9
DDR A MA10	T19	M_ADD10	B21	DDR A D10
DDR A MA11	F17	M_ADD11	D20	DDR A D11
DDR A MA12	E18	M_ADD12	A18	DDR A D12
DDR A MA13	W17	M_ADD13	B18	DDR A D13
DDR A MA14	E16	M_ADD14	A21	DDR A D14
DDR A MA15	G15	M_ADD15	C20	DDR A D15





U22E

DDR SYSTEM MEMORY


M_DATA0	B14	DDR A D0
M_DATA1	A15	DDR A D1
M_DATA2	A17	DDR A D2
M_DATA3	D18	DDR A D3
M_DATA4	A14	DDR A D4
M_DATA5	C14	DDR A D5
M_DATA6	C16	DDR A D6
M_DATA7	D16	DDR A D7
M_DATA8	C18	DDR A D8
M_DATA9	A19	DDR A D9
M_DATA10	B21	DDR A D10
M_DATA11	D20	DDR A D11
M_DATA12	A18	DDR A D12
M_DATA13	B18	DDR A D13
M_DATA14	A21	DDR A D14
M_DATA15	C20	DDR A D15
M_BANK0	C23	DDR A D16
M_BANK1	D23	DDR A D17
M_BANK2	F23	DDR A D18
M_DATA16	F22	DDR A D19
M_DATA17	C22	DDR A D20
M_DATA18	D22	DDR A D21
M_DATA19	F20	DDR A D22
M_DATA20	F21	DDR A D23
M_DATA21	H21	DDR A D24
M_DATA22	H23	DDR A D25
M_DATA23	K22	DDR A D26
M_DATA24	K21	DDR A D27
M_DATA25	C23	DDR A D28
M_DATA26	H20	DDR A D29
M_DATA27	K20	DDR A D30
M_DATA28	K23	DDR A D31
M_DATA29	N23	DDR A D32
M_DATA30	P21	DDR A D33
M_DATA31	T20	DDR A D34
M_DATA32	T23	DDR A D35
M_DATA33	M20	DDR A D36
M_DATA34	P20	DDR A D37
M_DATA35	R23	DDR A D38
M_DATA36	T22	DDR A D39
M_DATA37	V20	DDR A D40
M_DATA38	V21	DDR A D41
M_DATA39	Y22	DDR A D42
M_DATA40	Y22	DDR A D43
M_DATA41	T21	DDR A D44
M_DATA42	U23	DDR A D45
M_DATA43	W23	DDR A D46
M_DATA44	Y21	DDR A D47
M_DATA45	Y20	DDR A D48
M_DATA46	AB22	DDR A D49
M_DATA47	AC19	DDR A D50
M_DATA48	AA18	DDR A D51
M_DATA49	AA23	DDR A D52
M_DATA50	AA20	DDR A D53
M_DATA51	AB19	DDR A D54
M_DATA52	Y18	DDR A D55
M_DATA53	AC17	DDR A D56
M_DATA54	Y16	DDR A D57
M_DATA55	AB14	DDR A D58
M_DATA56	AC14	DDR A D59
M_DATA57	AC18	DDR A D60
M_DATA58	AB18	DDR A D61
M_DATA59	AB15	DDR A D62
M_DATA60	AC15	DDR A D63
M_DATA61		
M_DATA62		
M_DATA63		



ONTARIO-2M161000-1.6G_BGA413 15G@








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	P06-FT1 DDRIII/UMI/PCIE			
Size	Document Number	Rev		
Customer	LA-7322P	1.0		
Date:	Thursday, February 17, 2011	Sheet	6	of 47





Power Cap. Summary

- APU**
- S POLY C 330U 2.5V M D2E TPE LESR9M H1.8 ---->+APU_CORE (Qty : 3) Unpop:2
 - S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+APU_CORE (Qty : 2)
- APU_CORE_NB**
- S POLY C 330U 2.5V Y D2 LESR9M EEFS H1.9 ---->+APU_CORE_NB (Qty : 1)
 - S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+APU_CORE_NB (Qty : 1)
- +1.5V**
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.5V (Qty : 1)
- +1.05VS**
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.05VS (Qty : 1)
- +1.8VS**
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.8VS (Qty : 1)
- DDR3 Socket**
- S POLY C 330U 2V M X LESR6M SX H1.9 ---->+1.5V (Qty : 1)
- FCH**
- S POLY C 330U 2.5V Y D2 LESR9M EEFS H1.9 ---->+1.1VS (Qty : 1) UMA unpop
- GPU**
- S POLY C 330U 2V M X LESR6M SX H1.9 ---->+VGA_CORE (Qty : 2) Unpop:1
 - S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+VGA_CORE (Qty : 1)
- +1.5VSG**
- S A-P_CAP 390U 2.5V M 6.3X5.7 LESR10M VU ---->+1.5VSG (Qty : 1)
- USB**
- S A-P_CAP 220U 6.3V M C45 R17M SVPE H4.4 ---->+USB_VCCA (Qty : 1)



$(390\mu F \cdot 2.5V \cdot 6.3 \times 5.7 \cdot ESR10m) * 1 = (SF000002000)$







Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	P07-FT1 PWR/VSS
Document Number	LA-7322P	Rev	1.0
Date	Thursday, February 17, 2011	Sheet	7 of 47



Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
		2012/06/30

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
P08-DDR3 SODIMM-I Socket		
Size	Document Number	Rev
Custom	LA-7322P	1.0
Date:	Thursday, February 17, 2011	Sheet 8 of 47




For DRAM strap pin reservation
20100817

For DRAM strap pin reservation
20100817





DDR3 SO-DIMM B H:9.2mm
Standard Type

Security Classification		Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




Compal Electronics, Inc.			
Title P09-DDR3 SODIMM-II Socket			
Size Custom	Document Number LA-7322P	Rev 1.0	
Date	Thursday, February 17, 2011	Sheet	9 of 47



CRT





LCD POWER CIRCUIT




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	P10-LVDS/CRT CONN
Size	Document Number	Rev	1.0
C	LA-7322P	Date:	Thursday, February 17, 2011
		Sheet	10 of 47




close to U10VCC (+3VS) pins (one Pin one Capacitor)!





5 APU_HDMI_CLKP	C1602	1	2	0.1U_0402_16V7K	HDMI_CLK
5 APU_HDMI_CLKN	C1603	1	2	0.1U_0402_16V7K	HDMI_CLK#
5 APU_HDMI_TX0P	C1604	1	2	0.1U_0402_16V7K	HDMI_TX0
5 APU_HDMI_TX0N	C1605	1	2	0.1U_0402_16V7K	HDMI_TX0#
5 APU_HDMI_TX1P	C1606	1	2	0.1U_0402_16V7K	HDMI_TX1
5 APU_HDMI_TX1N	C1607	1	2	0.1U_0402_16V7K	HDMI_TX1#
5 APU_HDMI_TX2P	C1608	1	2	0.1U_0402_16V7K	HDMI_TX2
5 APU_HDMI_TX2N	C1609	1	2	0.1U_0402_16V7K	HDMI_TX2#






Swap signal for layout route.




5V PULL UP IN CONNECTER SIDE



Trace AS Short PASS




For ESD request.




For ESD request.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
				P11-HDMI CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-7322P
				Rev
				1.0
Date	Thursday, February 17, 2011	ISheet	11	of 47




FCH : SA000046H60 (S IC 218-0792001 A12 HUDSON-M1 FCBGA 605P)
 FCH : SA000046H70 (S IC 218-0792006 A13 HUDSON-M1 FCBGA 605P)




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Size	Document Number
				Custom	LA-7322P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Thursday, February 17, 2011
				Sheet	12 of 47

Compal Electronics, Inc.
P12-FCH PCIE/PCI/ACPI/LPC/RTC
 Rev 1.0




SKU_ID (GPIO189)	SKU_ID: 1->VGA* 0->UMA
PX_FN (GPIO190)	PX_Function: 1->PX Enable* 0->PX Disable
PX_SEL (GPIO191)	PX_SEL: 1->PX 3.0* 0->PX 4.0


GPIO	189	190	191
UMA	0	0	1
DISO	1	0	1
PX3.0	1	1	1
PX4.0	1	1	0






Security Classification	21010/06/30	Compal Secret Data	2012/06/30	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P13-FCH HDA/USB/ACPI	
Size	Document Number	Date		Thursday, February 17, 2011	Sheet 13 of 47
Custom	LA-7322P	Rev		1.0	



VIN6/GBE_STAT3/GPIO181
 Enable integrated pull-down/up and leave unconnected




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/06/30	Title	
	Deciphered Date	P14-FCH-SATA/SPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom	Document Number LA-7322P
Date	Thursday, February 17, 2011	Sheet	14 of 47



For 3V AZ device

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P15-FCH PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Custom	LA-7322P	1.0	Date:	Thursday, February 17, 2011	Sheet 15 of 47



U31D


GND

21807-A11-HUDSON-M1_FCBGA605

REQUIRED STRAPS

Check Internal PU/PD

PULL HIGH	PCI_CLK2	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	RTC_CLK	EC_PWM2	EC_PWM3
	WATCHDOG TIMER ENABLE	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	NON Fusion CLOCK Mode	internal EC ENABLE	Internal CLKGEN Mode DEFAULT	S5 PLUS MODE DISABLED Mode DEFAULT	LPC ROM (H,L)	
PULL LOW	WATCHDOG TIMER DISABLE DEFAULT	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	Fusion CLOCK Mode DEFAULT	internal EC DISABLE DEFAULT	External CLKGEN Mode	S5 PLUS MODE ENABLED		SPI ROM(L,H)




DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved


Check AD29,AD28 strap function

check default







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title P16-FCH-VSS/Strap		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-7322P	Rev 1.0
				Date:	Thursday, February 17, 2011	Sheet 16 of 47

Strap Name	GPIO	Pin Straps description <-all internal PD->	Setting
VGA_DIS	GPIO9	VGA Disable determines 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0): a) If BIOS_ROM_EN = 1, then Config[3:0] defines the memory apertures CONFIG[3:0] 128 MB 000 the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	00
BIF_GEN2_EN	GPIO2	0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1: Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	H2SYNC (GENLK_CLK) GPIO8 GPIO21 GPIO22 GPIO5	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI




Robson (XT)/Seymour(XT)

VRAM	Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung SA00004GS30	64M16	0	0	0	0
K4W1G1646G-BC11					
Samsung SA00004R3A0	128M16	0	0	0	1
K4W2G1646C-HC11					
Hynix SA000041S60	64M16	0	1	0	0
H5TQ1G63DFR-11C					
Hynix SA00003Y030	128M16	0	1	0	1
H5TQ2G63BFR-11C					




Robson, Seymour only support single channel memory (channel B only)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P19-Vancouver_Memory	
				Rev	1.0
				Date	Thursday, February 17, 2011
				Sheet	19 of 47


Dr-Bios.com




216080000A11SEVM0U_FCBGA62
VGA@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P20-Vancouver Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer Number	Rev	Date: Thursday, February 17, 2011 Sheet 20 of 47		
	LA-7322P	V.0			

Dr-Bits.com





VRAM P/N :
 Samsung : SA00004GS10 (S IC D3 64M16 K4W1G1646G-BC11 FBGA) 900MHz
 Hynix : SA000032420 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)900MHz
 Hynix : SA000041S40 (S IC D3 64MX16 H5TQ1G63TFR-11C FBGA)900MHz



Security Classification	2010/06/30	Compal Secret Data	2012/06/30	Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
				P22-VRAM DDR3 / Channel B	
				Size	Document Number
				Custom	LA-7322P
				Date:	Thursday, February 17, 2011
				Sheet	22 of 47
				Rev	1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








VGA Muxless with BACO Status Mapping table

	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG




VGA Power Enable Signal Mapping table

VGA_PWR_ON source signal	Seymour
+3.3VSG	VGA_ON
+1.8VSG	SUSP#
+1.0VSG	VGA_PWR_ON#
+VDDCI	VGA_PWR_ON
+VGA_CORE	Combine with +VGA_CORE
+1.5VSG	1.5_VDDC_PWREN
	1.5_VDDC_PWREN#




Security Classification	2010/06/30	Compal Secret Data	2012/06/30	Compal Electronics, Inc.	
Issued Date	Deciphered Date			Title P23-VGA power sequence and BACO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7322P
				Date: Thursday, February 17, 2011	Rev 1.0
				Sheet 23	of 47



+3.3VS TO +3.3VSG




+1.5V TO +1.5VSG



+1.8VS TO +1.8VSG




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P24-VGA DC Interface	
Size	Custom	Document Number	LA-7322P	Rev	1.0
Date	Thursday, February 17, 2011	Sheet	24	of	47







Dr-Bios.com

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	
Custom	LA-7322P	1.0	
Date:	Thursday, February 17, 2011	Sheet	26 of 47

Card Reader RTS5137 (only SD/MMC/MS function)




Card Reader Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P27-RTS5137 Media Card Controller	
Size	Document Number	Rev		Date	
Custom	LA-7322P	1.0		Thursday, February 17, 2011	
				Sheet	27 of 47

Mini-Express Card for WLAN/WiMAX(Half)

Mini-Express Card(WLAN/WiMAX)





For EC to detect debug card insert.
R1583 100K_0402_5%



Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

LPC_FRAME# R	R1573	1	2	0.0402_5%	LPC_FRAME#	12.30
LPC_ADI3 R	R1574	1	2	0.0402_5%	LPC_ADI3	12.30
LPC_ADI2 R	R1575	1	2	0.0402_5%	LPC_ADI2	12.30
LPC_ADI1 R	R1576	1	2	0.0402_5%	LPC_ADI1	12.30
LPC_ADI0 R	R1577	1	2	0.0402_5%	LPC_ADI0	12.30
LPC_ADO3 R	R1578	1	2	0.0402_5%	LPC_ADO3	12.30
LPC_ADO2 R	R1579	1	2	0.0402_5%	LPC_ADO2	12.30
LPC_ADO1 R	R1580	1	2	0.0402_5%	LPC_ADO1	12.30
LPC_ADO0 R	R1581	1	2	0.0402_5%	LPC_ADO0	12.30
CLK_PCIE_DB	R1582	1	2	0.0402_5%	CLK_PCIE_DB	12


LED




ESD

Security Classification	Compal Secret Data	Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	P28-Mini PCIE/LED
		Size	LA-7322P
		Date	Thursday, February 17, 2011
		Sheet	28 of 47

SATA HDD Conn.



SATA ODD FFC Conn.




Dr-Bios.com

Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title			Compal Electronics, Inc.		
P29-HDD & ODD CONN					
Size	Document Number	Rev			
B	LA-7322P	1.0			
Date:	Thursday, February 17, 2011	Sheet	29	of	47



ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	26.1K	0.683V
1	R02 ER	100K	34.8K	0.851V
2	R10 PR	100K	46.4K	1.045V



ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	26.1K	0.683V
1	R02 ER	100K	34.8K	0.851V
2	R10 PR	100K	46.4K	1.045V



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P30-BIOS & EC KB930	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custard	LA-7322P	Friday, February 18, 2011		1.0	
				Sheet	30 of 47

INT_KBD Conn.




CONN PIN define need double check


To TP/B Conn.








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-7322P
Date: Thursday, February 17, 2011				Sheet	31 of 47
				Rev	1.0



Left USB Conn.







Left USB Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P32-USB/BT/USBsub
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-7322P
				Date:	Thursday, February 17, 2011
				Sheet	32 of 47
				Rev	1.0


ON/OFF switch **Power Button**





Dr-**Price.com**

Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P33-Other IO/USB (right)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom Document Number LA-7322P Date: Friday, February 18, 2011
				Sheet 33 of 47 Rev 1.0

+5VALW TO +5VS






+1.1VALW TO +1.1VS








+3VALW TO +3VS

Change P/N SB00000HZ00




+1.5VS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P34-DC Interface	
Size	Document Number	Rev		Date	
Custom	LA-7322P	1.0		Thursday, February 17, 2011	
				Sheet	34 of 47

Dr-BIOS.com

(B+ 6A,240mils ,Via NO.= 12)



2S: Float
3S: GND

30 IREF


30 CHGVADJ

CP= 85%*Iada;
 Iada=0~4.737A (90W); CP=4.03A; where Racdet=0.020ohm, where Rtop=12.4K
 90W for Dis: Rtop: SD00000AJ80
 Iada=0~3.421A (65W); CP=2.91A; where Racdet=0.020ohm, where Rtop=226K
 65W for UMA: Rtop: SD034226380
 Astro2010_01_15 need confirm P/N

CP mode
 $Va_{clim} = VREF * (R_{bot} / (R_{internal} / (R_{top} / (R_{internal} + R_{bot} / R_{internal})))$
 when 90W $Va_{clim} = 2.39 * (20K / (152K / (20K / (152K + 12.4K / 152K))) = 1.44966V$
 when 65W $Va_{clim} = 2.39 * (20K / (152K / (20K / (152K + 226K / 152K))) = 0.38914V$
 $I_{input} = (1 / Racdet) * ((0.05 * Va_{clim} / VREF) + 0.05)$
 when 90W, $I_{input} = (1 / 0.02) * (0.05 * 1.44966 / 2.39 + 0.05) = 4.02A$
 when 65W, $I_{input} = (1 / 0.02) * (0.05 * 0.38914 / 2.39 + 0.05) = 2.92A$

CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV


CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V



Security Classification	Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date
		2010/01/23

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	0.1	
Date:	Friday, February 18, 2011	Sheet	36 of 44



<Vo=1.8V> VFB=0.6V
 Vo=VFB*(1+PR401/PR402)=0.6*(1+20K/10K)=1.8V

Dr-Bios.com



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NCL61 LA-6321P M/B	
				Rev	0.1
				Date:	Friday, February 18, 2011
				Sheet	38 of 44



Security Classification		Compal Secret Data	
Issued Date	2007/05/29	Deciphered Date	2008/05/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title		
+1.5VP		
Size	Document Number	Rev
	LAXXXX	0.1
Date:	Friday, February 18, 2011	Sheet 39 of 44

Dr-Pin.com




Dr-Pin.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number				Rev
	LAXXXX				0.1
Date:	Friday, February 18, 2011	Sheet	40	of	44




+0.75VSP (2A, 80mils, Via NO. = 4)
 PAD-OPEN 3x3m



+1.05VSP (5A, 200mils, Via NO. = 10)
 PAD-OPEN 4x4m


Need to confirm with HW power sequence.



+1.0VSP (2.5A, 100mils, Via NO. = 5)
 PAD-OPEN 3x3m

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 0.75VSP +1.05VSP Size Document Number LAXXXX Date: Friday, February 18, 2011 Sheet 41 of 44

Dr-Bios.com




12,23,41,44 VGA_PWRGD

30,34,38,41 SUSP#



Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Friday, February 18, 2011	Sheet	42	of	44




+APU_CORE
Imax=7.7A
Ipeak=11A
Iocp(minimum)=13.2A
DCR=4.2mohm
Rds(on) = 7mohm

10uF_0603 * 7
 1uF_0402 * 4
 0.1uF_0402 * 5
 180P_0402 * 2
 390uF * 3
 Reserve 330uF * 2

+APU_CORE_NB
Imax=7A
Ipeak=10A
Iocp(minimum)=12A
DCR=10mohm
Rds(on) = 22mohm

10uF_0603 * 6
 1uF_0402 * 5
 0.1uF_0402 * 4
 180P_0402 * 2
 390uF * 1
 Reserve 390uF




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title PWR-CPU CORE
Size	Document Number LAXXXX		Rev 0.1
Date:	Friday, February 18, 2011	Sheet	43 of 44

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		TP FFC error	0.11	PG#31	Swap JTP1 pin define	12/15	ER
2		SW5 SW6 footprint error	0.11	PG#31	Update SW5 SW6 footprint	12/15	ER
3		FAN module connecter pin define error	0.11	PG#33	Swap JFAN1 pin define	12/15	ER
4		DFB request to update footprint	0.11	PG#26 PG#33	Update JBTN1& JSPK1 footprint	12/15	ER
5		LID issue	0.11	PG#13	R930 change to pop	12/15	ER
6		LID issue	0.11	PG#30	LID_SW# added a pull up 10Kohm. (R35)	12/15	ER
7		Update Broad ID	0.11	PG#30	Change R1606 from 26.1Kohm to 34.8Kohm	12/15	ER
8		Double component	0.11	PG#34	Del Q54 & R1102	12/15	ER
9		Update PW schematic	0.11			12/16	ER
10		APU_THERMTRIP# of FCH SPEC	0.11	PG#05	R424 & Q79 change to unpop, R427 change to pop	12/17	ER
11		EC release note	0.11	PG#30	Add C125 & R138	12/17	ER
12		Crisis circuit	0.12	PG#14	Add UH6,R512,R513,R514	12/20	ER
13		DDR3 SPD	0.12	PG#08	Reserve R155 R152	12/21	ER
14		Update PW schematic	0.13			12/23	ER
15		Clear CMOS	0.13	PG#12	R865 change to CLRP1	12/23	ER
16		Procurement recommend	0.13		D4,Q97,Q29 change PN & footprint	12/23	ER
17		WLAN PW spec	0.13	PG#28	Reserve Q31 ,Q32 circuit	12/24	ER
18		EMI request	0.13	PG#26	R1544 change to L121	12/24	ER
19		EMI request	0.13	PG#30	R1631 change to FBMA-10-100505-101T	12/24	ER
20		EMI request	0.13	PG#30	R516 change to 33ohm, C1535 change to 22P	12/24	ER
21		LAN power	0.13	PG#25	Add R553 & J8	12/27	ER
22		EMI request	0.13	PG#25	R549,R552,R1529,R1530 change to 0603	12/27	ER
23		Update PW schematic	0.13			12/27	ER
24		Crystal EA	0.2	PG#18	C35,C36 change to 18P from 20P	12/29	ER
25		Crystal EA	0.2	PG#25	C1634 change to 10P from 27P C1633 change to 12P from 27P	12/29	ER
26		Crystal EA	0.2	PG#12	C66 change to 8.2P from 22P C67 change to 10P from 22P	12/29	ER
27		PE_GPI01 pull down	0.2	PG#12	Add R109 for PE_GPI01	12/29	ER

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR	
Size	Document Number	Rev			
Custom	LA-7322P	1.0			
Date:	Thursday, February 17, 2011	Sheet	46	of	47

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
28		Discharge time fail.	0.21	PG#34	Change R1110, R1101 from 470 ohm to 300 ,150 ohm.	01/11	ER
29		For frequency matching.	0.21	PG#12	Change Y4 from 12.5pF to 7 pF Change C64,C65 from 22p to 10pF.	01/11	ER
30		For CRT EA.	0.21	PG#10	Change C1572,C1573,C1574,C1575,C1576,C1577 from 10p to 6.8p. Change bead value.	01/11	ER
31		Change the strap for RAM.	0.21	PG#08 PG#09	Pop R153 and R155, un-pop R961,R150.	01/11	ER
32		Correct HDMI audio strap pin.	0.21	PG#18	Un-pop R21,R22 for DIS skew.	01/11	ER
33		Reserve for S3 can't be resume issue of some APU.	0.21	PG#06	Add R1705,R1706.	01/21	PR
34		For PR phase ME assemble.	0.21	PG#33	Del SW3 ,Unpop Sw4.	02/09	PR
35		For PR phase board ID.	0.22	PG#30	Change BID R1603 from 34.8k to 46.4k.	02/14	PR
36		For S3 resume fail issue.	1.0	PG#18	Add R75 1M ohm.	02/15	PR
37		For frequency matching.	1.0	PG#12	Change C66,C67 from 8.2pF 10pF p to 10pF 12pF.	02/16	PR
38		For frequency matching.	1.0	PG#25	C1634 change from 10P to 12P C1633 change from 12P to 15P	02/16	PR
39		For EMI test.	1.0	PG#32	Add C1508, C1505 220p.	02/17	PR
40		For EMI test.	1.0	PG#33	Add C1523 220p.	02/17	PR
41		For EMI test.	1.0	PG#26	Add C1506 220p.	02/17	PR
42		For only footprint.	1.0	PG#11	Del L11, L12, L13, L14	02/17	PR
43		For CRT EA.	1.0	PG#10	Change L116,L117,L118	02/17	PR
44			1.0	PG#10	Change R606 from 2.2k to 150 ohm.	02/17	PR
45		For LAN EMI test.	1.0	PG#25	Change TS1 from XXXXXX to SP050005L00	02/17	PR
46		For EMI request.	1.0	PG#30	Add C126 10 pF,change R516 to 39 ohm, C1535 to 33 pF.	02/17	PR
47							



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				LA-7322P	
				Date:	Thursday, February 17, 2011
				Sheet	47 of 47