

Compal Confidential

QBL50 Schematics Document

AMD Sabine

APU Llano / Hudson M2_M3 / Vancouver Whistler

UMA only / PX Muxless with BACO

2010-02-16


LA-7552P REV: 0.03

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number QBL60 LA-7552P	Rev 0.03

Compal Confidential


Model Name : QBL60

Sabine




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 2 of 49

CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data		Title	CLOCK / DISPLAY DISTRIBUTION	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Custom	QBL60 LA-7552P	Rev 0.03
Date:	Tuesday, February 22, 2011	Sheet	3	of	49

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_IO	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

BTO Option Table

BOM Structure	BTO Item
VGA@	Use VGA (Mux)
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
USB30@	USB30 on M/B
USB20@	USB20 on M/B



FCH M3
Part Number = SA000043190

BOM Config

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address


Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA)	1001 101X b	9AH
			(APU)		
			RTD2132S (TL)		

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
Size	Document Number			Rev		
B	QBL60 LA-7552P			0.03		
Date:	Tuesday, February 22, 2011	Sheet	4	of	49	



AMD APU FS1	
0.7~1.475V	VDD CORE 54A
0.7~1.475V	VDDNB 27.5A
+2.5VS	VDDA 500mA
+1.5V	VDDIO 4.6A
+1.2VS	VDDR 6.7A

RAM DDRIII SODIMM X2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A

VGA ATI Whistler/Seymour/Granville	
0.85~1.1V	VDDC 47A
0.9~1.0V	VDDCI 4.6A
+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCI_E_VDDC: 2000 mA DP[A,E]_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVDD: 20 mA AVDD: 70 mA VDD1D1: 100 mA VDD2D1: 50 mA A2VDDC: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCI_E_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCI_E_VDDR: 400 mA DP[A,F]_VDD18: 920 mA DP[A,F]_PVDD: 120 mA
+3VSG	A2VDD: 130 mA VDDR3: 60 mA

VRAM 1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIE: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDAN_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM_S: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

18 PCIE_GTX_C_FRX_P[0..7]

18 PCIE_GTX_C_FRX_N[0..7]

PCIE_FTX_C_GRX_P[0..7] 18

PCIE_FTX_C_GRX_N[0..7] 18

APU To HDMI

PCIE_FTX_GRX_P[12..15] 28


PCIE_FTX_GRX_N[12..15] 28

JCPU1A		CONN@	
PCI EXPRESS			
PCIE_GTX_C_FRX_P0 AA8	P_GFX_RXP0	P_GFX_TXP0	AA2 PCIE_FTX_GRX_P0 C917/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P0
PCIE_GTX_C_FRX_N0 AA9	P_GFX_RXN0	P_GFX_TXN0	AA3 PCIE_FTX_GRX_N0 C918/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N0
PCIE_GTX_C_FRX_P1 Y7	P_GFX_RXP1	P_GFX_TXP1	Y2 PCIE_FTX_GRX_P1 C919/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P1
PCIE_GTX_C_FRX_N1 Y8	P_GFX_RXN1	P_GFX_TXN1	Y1 PCIE_FTX_GRX_N1 C920/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N1
PCIE_GTX_C_FRX_P2 W5	P_GFX_RXP2	P_GFX_TXP2	Y4 PCIE_FTX_GRX_P2 C921/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P2
PCIE_GTX_C_FRX_N2 W6	P_GFX_RXN2	P_GFX_TXN2	Y5 PCIE_FTX_GRX_N2 C922/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N2
PCIE_GTX_C_FRX_P3 W8	P_GFX_RXP3	P_GFX_TXP3	W2 PCIE_FTX_GRX_P3 C923/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P3
PCIE_GTX_C_FRX_N3 W9	P_GFX_RXN3	P_GFX_TXN3	W3 PCIE_FTX_GRX_N3 C924/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N3
PCIE_GTX_C_FRX_P4 V7	P_GFX_RXP4	P_GFX_TXP4	V2 PCIE_FTX_GRX_P4 C925/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P4
PCIE_GTX_C_FRX_N4 V8	P_GFX_RXN4	P_GFX_TXN4	V1 PCIE_FTX_GRX_N4 C926/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N4
PCIE_GTX_C_FRX_P5 U5	P_GFX_RXP5	P_GFX_TXP5	V4 PCIE_FTX_GRX_P5 C927/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P5
PCIE_GTX_C_FRX_N5 U6	P_GFX_RXN5	P_GFX_TXN5	V5 PCIE_FTX_GRX_N5 C928/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N5
PCIE_GTX_C_FRX_P6 U8	P_GFX_RXP6	P_GFX_TXP6	U2 PCIE_FTX_GRX_P6 C929/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P6
PCIE_GTX_C_FRX_N6 U9	P_GFX_RXN6	P_GFX_TXN6	U3 PCIE_FTX_GRX_N6 C930/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N6
PCIE_GTX_C_FRX_P7 T7	P_GFX_RXP7	P_GFX_TXP7	T2 PCIE_FTX_GRX_P7 C931/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_P7
PCIE_GTX_C_FRX_N7 T8	P_GFX_RXN7	P_GFX_TXN7	T1 PCIE_FTX_GRX_N7 C932/GA@ 1 2 0.1U_0402_16V7K PCIE_FTX_C_GRX_N7
X B5	P_GFX_RXP8	P_GFX_TXP8	T4 X
X B6	P_GFX_RXN8	P_GFX_TXN8	T5 X
X B8	P_GFX_RXP9	P_GFX_TXP9	B2 X
X B9	P_GFX_RXN9	P_GFX_TXN9	R3 X
X P7	P_GFX_RXP10	P_GFX_TXP10	P2 X
X P8	P_GFX_RXN10	P_GFX_TXN10	P1 X
X N5	P_GFX_RXP11	P_GFX_TXP11	P4 X
X N6	P_GFX_RXN11	P_GFX_TXN11	P5 X
N8	P_GFX_RXP12	P_GFX_TXP12	N2 PCIE_FTX_GRX_P12
N9	P_GFX_RXN12	P_GFX_TXN12	N3 PCIE_FTX_GRX_N12
M7	P_GFX_RXP13	P_GFX_TXP13	M2 PCIE_FTX_GRX_P13
M8	P_GFX_RXN13	P_GFX_TXN13	M1 PCIE_FTX_GRX_N13
L5	P_GFX_RXP14	P_GFX_TXP14	M4 PCIE_FTX_GRX_P14
L6	P_GFX_RXN14	P_GFX_TXN14	M5 PCIE_FTX_GRX_N14
L8	P_GFX_RXP15	P_GFX_TXP15	L2 PCIE_FTX_GRX_P15
L9	P_GFX_RXN15	P_GFX_TXN15	L3 PCIE_FTX_GRX_N15

For UMA Mux.

2
1
0
To HDMI
CK

CPU TSI interface level shift




To EC

29 PCIE_DTX_C_FRX_P0 AC5	P_GPP_RXP0	P_GPP_TXP0	AD4 PCIE_FTX_DRX_P0 C950 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P0 29
29 PCIE_DTX_C_FRX_N0 AC6	P_GPP_RXN0	P_GPP_TXN0	AD5 PCIE_FTX_DRX_N0 C951 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N0 29
32 PCIE_DTX_C_FRX_P1 AC8	P_GPP_RXP1	P_GPP_TXP1	AC2 PCIE_FTX_DRX_P1 C952 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_P1 32
32 PCIE_DTX_C_FRX_N1 AC9	P_GPP_RXN1	P_GPP_TXN1	AC3 PCIE_FTX_DRX_N1 C953 1 2 0.1U_0402_16V7K PCIE_FTX_C_DRX_N1 32
X AB7	P_GPP_RXP2	P_GPP_TXP2	AB2 X
X AB8	P_GPP_RXN2	P_GPP_TXN2	AB1 X
X AA5	P_GPP_RXP3	P_GPP_TXP3	AB4 X
X AA6	P_GPP_RXN3	P_GPP_TXN3	AB5 X
13 UMI_MTX_C_FRX_P0 AF8	P_UMI_RXP0	P_UMI_TXP0	AF1 UMI_FTX_MRX_P0 C956 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P0 13
13 UMI_MTX_C_FRX_N0 AF7	P_UMI_RXN0	P_UMI_TXN0	AF2 UMI_FTX_MRX_N0 C957 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N0 13
13 UMI_MTX_C_FRX_P1 AE6	P_UMI_RXP1	P_UMI_TXP1	AF5 UMI_FTX_MRX_P1 C958 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P1 13
13 UMI_MTX_C_FRX_N1 AE5	P_UMI_RXN1	P_UMI_TXN1	AF4 UMI_FTX_MRX_N1 C959 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N1 13
13 UMI_MTX_C_FRX_P2 AE9	P_UMI_RXP2	P_UMI_TXP2	AE3 UMI_FTX_MRX_P2 C960 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P2 13
13 UMI_MTX_C_FRX_N2 AE8	P_UMI_RXN2	P_UMI_TXN2	AE2 UMI_FTX_MRX_N2 C961 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N2 13
13 UMI_MTX_C_FRX_P3 AD8	P_UMI_RXP3	P_UMI_TXP3	AD1 UMI_FTX_MRX_P3 C962 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_P3 13
13 UMI_MTX_C_FRX_N3 AD7	P_UMI_RXN3	P_UMI_TXN3	AD2 UMI_FTX_MRX_N3 C963 1 2 0.1U_0402_16V7K UMI_FTX_C_MRX_N3 13
+1.2VS R539	P_ZVDDP	P_ZVSS	K4 P_ZVSS R540 1 2 0.1U_0402_16V7K



GLAN

WLAN

Power Sequence of APU




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PCIE / UMI / TSI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	QBL60 LA-7552P
				Customer	Rev 0.03
				Date	Tuesday, February 22, 2011
				Sheet	6 of 49




Security Classification	Compal Secret Data		Deciphered Date		2010/08/04	
Issued Date	2010/08/04	Deciphered Date	2010/08/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
				Compal Electronics, Inc.		
				AMD FS1 DDRIII I/F		
Size	Document Number		Date		Rev	
Custom	QBL60 LA-7552P		Tuesday, February 22, 2011		7 of 49	

To LVDS Translator



To FCH VGA ML




100MHz




100MHz_NSS




Serial VID




Close to Header




System DP




AMD_TOPEDO_FS-1




JCPU1UD




CONN@




TEST




Place near APU



Place near APU



Change to unpop (DG ref.)



To LVDS Translator

To FCH

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level

VDDIO level


VDDIO level

VDDIO level

VDDIO level


If not used, pins are left unconnected (DG ref.)

20101111




MISC

Asserted as an input to force the processor into the HTC-active state



HDT Debug conn




Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 Display / MISC / HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 8 of 49

Power Name	Consumption
VDD +CPU_CORE	50A
VDDNB +CPU_CORE_NB	22.5A
VDDIO +1.5V	4A
VDDP / VDDR +1.2VS	3A / 3.5A
VDDA +2.5VS	0.75A

CORE_NB CPU CORE
330uF X 2 330uF X 4
22uF X 4 22uF X 11

CPU BOTTOM SIDE DECOUPLING



Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4	(CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4
22uF x 9	22uF x 6	680uF x 1	100uF x 4	10uF x 1	0.22uF x 2	0.22uF x 4
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF		180pF x 2	1nF x 4
180pF x 2	180uF x 3	22uF x 3				180pF x 4
10nF x 3		4.7uF x 4				
		0.22uF x 6				
		180pF x 4				

Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	QBL60 LA-7552P	Tuesday, February 22, 2011		0.02
Date			Sheet	9 of 49

HPD

Translator HPD

From Translator



CRT HPD

From FCH




HDMI HPD


From HDMI Conn




Panel ENBKL



Panel ENVDD




Panel PWM





Q15 / Q19 / Q21 change to SB000006A00
20101228

Security Classification	Compal Secret Data			Title	AMD FS1 Singal Level Shifter	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	QBL60 LA-7552P	0.03
				Date:	Tuesday, February 22, 2011	Sheet 10 of 49




DDRA_SDO[0..63] DDRA_SDO[0..63] 7
DDRA_SDM[0..7] DDRA_SDM[0..7] 7
DDRA_SMA[0..15] DDRA_SMA[0..15] 7





DIMM_A STD H:9.2mm
<Address: 00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title DDRIII SO-DIMM 1		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 11 of 49	




- DDRB_SDQ[0..63] DDRB_SDQ[0..63] 7
- DDRB_SDM[0..7] DDRB_SDM[0..7] 7
- DDRB_SMA[0..15] DDRB_SMA[0..15] 7



DIMM_B STD H:5.2mm
 <Address: 01>

Security Classification		Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title			
DDRIII SO-DIMM 2			
Size	Document Number	Rev	
Custom	QBL60 LA-7552P	0.03	
Date:	Tuesday, February 22, 2011	E	Sheet 12 of 49



Security Classification	Compal Secret Data		
Issued Date	2010/08/04	Deciphered Date	2010/08/04
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.			
Title Hudson-M2/M3-UMI/PCI/CLOCK/LPC/RTC			
Size	Document Number	Rev	
Custom	QBL60 LA-7552P	0.03	
Date:	Tuesday, February 22, 2011	Sheet	13 of 49

PCIE_RST2 : Reset PCIE device on Hudson2



THERMTRIP:
Need level shift from +3VALW to +1.5V

SM bus 0->S0 PWR domain
SM bus 1->S5 PWR domain

VGA_PD: Support MLDAC power
save if connect


0: MLDAC power on
1: MLDAC power off

+3VALW

+3VS

Project SKU ID	L(N)O	H(Y)ES
GPIO189 (use VGA)	R44	R45
GPIO190 (use PX)	R46	R45
GPIO191	R48	R47


Add Project ID Table
201011301600



Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title Hudson-M2/M3-ACPI/USB/EC		
Size Custom	Document Number QBL60 LA-7552P	Rev 0.03
Date	Tuesday, February 22, 2011	Sheet 14 of 49



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
				Hudson-M2/M3-SATA/GBE/HWM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	QBL60 LA-7552P	0.03
				Date:	Tuesday, February 22, 2011	Sheet 15 of 49

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23	
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



C1218 / C1219 / C1247 Change to SE00000110
20101228




Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Hudson-M2/M3-POWER/GND		
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.03
Date:	Tuesday, February 22, 2011	Sheet 17 of 49



GFX PCIE LANE REVERSAL



For UMA Mux.

<DIGON>
Controls panel digital power on/off.
Active High ,external PD need

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Vancouver_PCIE / LVDS	
Size Custom	Document Number			Rev	
	QBL60 LA-7552P			0.03	
Date:	Tuesday, February 22, 2011	Sheet	18	of 49	

Table with columns: Strap Name, Pin Straps description <all internal PD>, Setting

Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour

NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs

Table of strap names and descriptions for various pins like TXCAP_DPASP, TXCAM_DPASP, TXOP_DPASP, TX0M_DPASP, TX1P_DPA1P, TX1M_DPA1M, TX2P_DPA2P, TX2M_DPA2M, TXCBP_DPBP3, TXGBM_DPBP3M, NC_DVPCLK, TX3P_DPBP3, TX3M_DPBP3M, TX4P_DPBP1B, TX4M_DPBP1B, TX5P_DPBP8, TX5M_DPBP8M, TXGCP_DP3C3, TXGCM_DP3C3M, TXOP_DPC1P, TX0M_DPC1M, TX1P_DPC1P, TX1M_DPC1M, TX2P_DPC0P, TX2M_DPC0M, NC_TXCP_DP2P, NC_TX3M_DP2M, NC_TX4P_DP1P, NC_TX4M_DP1M, NC_TX5P_DP0P, NC_TX5M_DP0M

NC on Park, Robson and Seymour

NC on Park, Robson and Seymour



Not share via for other GND

NC on Whistler and Seymour

Whistler and Seymour Except A2VSSQ change to TSVSSQ, others are NC

NC on Park, Robson and Seymour

NC on Park, Robson and Seymour




GPIO5 fast-power reduction: HW control will cause display disturb should use SW method control GPIO6 voltage control signal, No use can NC!

GPIO7 Controls backlight on/off. Active High, need external PD. Config ROM type, GPU has internal PD. GPIO6,15,16,20 Voltage control signal. GPIO6,15 no use can NC. Thermal monitor interrupt. Critical temperature fault.

Reserved. External BIOS device ON(1)/OFF(0) Inter PD. Internal Debug no use can floating ON(1)/OFF(0). Stereo Sync no use can NC. For ATI Cross fire no use can NC.

Future ASIC call MLPS. OLD ASIC is Fan PWM



GPIO0 through GPIO22 descriptions and configurations, including BIOS ROM, memory apertures, and audio functions.

GPIO22 High, GPIO 11-13 -> CFG[0:2] Config ROM type, GPU has internal PD.

GPIO15,16,20 Voltage control signal. GPIO6,15 no use can NC. Thermal monitor interrupt. Critical temperature fault.

Reserved. External BIOS device ON(1)/OFF(0) Inter PD. Internal Debug no use can floating ON(1)/OFF(0). Stereo Sync no use can NC. For ATI Cross fire no use can NC.

GPIO0 through GPIO22 descriptions and configurations, including BIOS ROM, memory apertures, and audio functions.

GPIO22 High, GPIO 11-13 -> CFG[0:2] Config ROM type, GPU has internal PD.

GPIO15,16,20 Voltage control signal. GPIO6,15 no use can NC. Thermal monitor interrupt. Critical temperature fault.

Reserved. External BIOS device ON(1)/OFF(0) Inter PD. Internal Debug no use can floating ON(1)/OFF(0). Stereo Sync no use can NC. For ATI Cross fire no use can NC.

GPIO0 through GPIO22 descriptions and configurations, including BIOS ROM, memory apertures, and audio functions.

GPIO22 High, GPIO 11-13 -> CFG[0:2] Config ROM type, GPU has internal PD.











Table with columns: Pin, Description, Value



MEMORY INTERFACE A

MEMORY INTERFACE B

216080900A11SEYMOU_FCBGA962
VGA@


216080900A11SEYMOU_FCBGA962
VGA@

Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2


Note:
route 50ohms single-ended and 100ohms diff and keep short
REF137-03 suggest

Park&Seymour is single channel for memory (channel B only)

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver_Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer	Docu	Number	Rev	0.03
Date:	Tuesday, February 22, 2011	Sheet	20	of	49



Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver_Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
5000	Customer	Document Number	QBL60 LA-7552P	Rev 0.03
Date:	Tuesday, February 22, 2011	Sheet	21	of 49




DPA_VDD18,DPA_PVDD,DPB_VDD18,DPB_PVDD can combian to DPAB_VDD18
 DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD can combian to DPCD_VDD18
 (DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
 DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD can combian to DPEF_VDD18

Seymour/Whistler :
 DPA_VDD10,DPB_VDD10 can combian to DPAB_VDD10
 DPC_VDD10,DPD_VDD10 can combian to DPCD_VDD10
 DPE_VDD10,DPD_VDD10 can combian to DPEF_VDD10

DPx-VSSR,DPx_PVSS can combian to DP_VSSR (Manhattan should have individual GND) where x is A,B,C,D,E,F



Park/Madison :AL21:left NC
 Seymour/Whistler:
 AL21:PX_EN
 use to control discreate GPU regulators for power express BACO mode
 Support BACO:
 output High3.3V:turn off regulators (BACO mode on)
 output Low0V:turn on regulators (BACO mode off) need PD resistor
 No support BACO:
 left NC





Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title	Vancouver Power/GND	
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.03
Date:	Tuesday, February 22, 2011	Sheet 22 of 49





Security Classification		Compal Secret Data		Title		
Issued Date	2010/07/12	Deciphered Date	2012/07/12	VRAM DDR3 / Channel A		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.03
				Date:	Tuesday, February 22, 2011	Sheet 23 of 49



Power Sequence of Whistler and Seymour



For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON




For VGA Power on control

VGA Muxless with BACO Status Mapping table

	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table












VGA_PWR_ON source signal	Whistler
+3.3VSG	SUSP#
+1.8VSG	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON
+VDDCI	Combine with +VGA_CORE
+VGA_CORE	1.5_VDDC_PWREN
+1.5VSG	1.5_VDDC_PWREN



Q24 / Q25 / Q26 / Q27 change to SB00000FG10 20101228


C1105 Change to SE00000H10 20101228

AO3416 NMOS
Vgs(th)(Max)= 1V
Rds(on)(Max)= 22m ohm @ Vgs=4.5V






Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	LVDS Translator - RTD2132S	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.03
				Date:	Tuesday, February 22, 2011
				Sheet	26 of 49

CRT




ESD




For AMD DG-47520-1-10


Panel LCDVDD Control




Panel Backlight Control









Panel PWM Control









For EMI, close to JLVDS1.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P10-LVDS/CRT CONN
Size	Document Number	Rev	New	
C	QBL60 LA-7552P	0.03		
Date:	Tuesday, February 22, 2011	Sheet	27	of 49



Security Classification	Compal Secret Data			Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QBL60 LA-7552P
				Date	Tuesday, February 22, 2011
				Sheet	28 of 49
				Rev	0.03




Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P25-LAN RTL8111E		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	QBL60 LA-7552P	0.02
				Date:	Tuesday, February 22, 2011	Sheet 29 of 49






Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P26-HD CODEC ALC259	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Customer	Document Number	Date		Tuesday, February 22, 2011	30 of 49
QBL60 LA-7552P	0.03	Sheet		30 of 49	

Card Reader RTS5137 (only SD/MMC/MS function)




Card Reader Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P27-RTS5137 Media Card Controller	
Size	Document Number	Rev		0.03	
Custom	QBL60 LA-7552P				
Date:	Tuesday, February 22, 2011	Sheet	31	of 49	

Mini-Express Card for WLAN/WiMAX(Half)


Mini-Express Card(WLAN/WiMAX)




**Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.**

LPC_FRAME# R	R1573	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	13,36
LPC_AD3 R	R1574	1	2	0.0402 5%	LPC_AD3	LPC_AD3	13,36
LPC_AD2 R	R1576	1	2	0.0402 5%	LPC_AD2	LPC_AD2	13,36
LPC_AD1 R	R1578	1	2	0.0402 5%	LPC_AD1	LPC_AD1	13,36
LPC_AD0 R	R1579	1	2	0.0402 5%	LPC_AD0	LPC_AD0	13,36
PCI_RST# R	R1580	1	2	0.0402 5%	PLT_RST#	LPC_AD0	13,36
CLK_PCIE_DB					CLK_PCIE_DB		13


LED




ESD




SATA HDD Conn.




SATA ODD FFC Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P29-HDD & ODD CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QBL60 LA-7552P Date: Tuesday, February 22, 2011 Sheet 33 of 49



Low Active




Low Active







EMI request


Left USB Conn.



Left USB Conn.




For ESD request.




M3@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.03
				QBL60 LA-7552P	
				Date:	Tuesday, February 22, 2011
				Sheet	34 of 49



ON/OFF switch Power Button





Fan Control Circuit




EC BIOS ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
				P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.03
B	QBL60 LA-7552P				
Date:	Tuesday, February 22, 2011	Sheet	35	of	49



Delay EC_PWROK 50ms for VGA criteria!




Delay SUSP# 10ms




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE KB930	
Size	Document Number	Rev		0.03	
B	QBL60 LA-7552P				
Date:	Tuesday, February 22, 2011	Sheet	36	of 49	

INT_KBD Conn.




CONN PIN define need double check





ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V




P9 FS1 PWR/GND








To TP/B Conn.







These components close to Pin 36 (Should be place within 200 mils)



For ESD. Cap to LED gap is 1.2mm.






VGA Power



Security Classification	Compal Secret Data		
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
DC Interface			
Size B	Document Number	Rev	
	QBL60 LA-7552P	0.03	
Date:	Tuesday, February 22, 2011	Sheet	38 of 49

PH1 under CPU botten side :
 CPU thermal protection at 92 +/-3 degree C
 Recovery at 80 +/-3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / BATT CONN / OTP	
Size	Document Number	NCL61 LA-6321P M/B		Rev 0.1	
Date:	Tuesday, February 22, 2011	Sheet	40	of 44	

(B+ 6A, 240mils, Via NO.= 12)



2S: Float
3S: GND


PC120 must close EC pin.

CP= 85%*Iada;
Iada=0~4.737A (90W); CP=4.03A; where Racdet=0.020ohm, where Rtop=12.4K
90W for Dis: Rtop: SD00000AJ80
Iada=0~3.421A (65W); CP=2.91A; where Racdet=0.020ohm, where Rtop=226K
65W for UMA: Rtop: SD034226380
Astro2010_01_15 need confirm P/N

CP mode
Vaclim=VREF*(Rbot//Rinternal/(Rtop//Rinternal+Rbot//Rinternal))
when 90W Vaclim=2.39*(20K//152K/(20K//152K+12.4K//152K))=1.44966V
when 65W Vaclim=2.39*(20K//152K/(20K//152K+226K//152K))=0.38914V
Iinput=(1/Racdet)*(0.05*Vaclim/VREF+0.05)
when 90W, Iinput=(1/0.02)*(0.05*1.44966/2.39+0.05)=4.02A
when 65W, Iinput=(1/0.02)*(0.05*0.38914/2.39+0.05)=2.92A


CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V-3.048V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	0.1	
Date:	Tuesday, February 22, 2011	Sheet	41 of 44




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K


Security Classification	Compal Secret Data	
Issued Date	2007/08/02	Deciphered Date
		2008/08/02

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		
3.3VALWP/5VALWP		
Size	Document Number	Rev
Custort	LAXXXX	0.1
Date:	Tuesday, February 22, 2011	Sheet 42 of 44


- +5VALWP 1 PJP306 2 +5VALW (5A, 200mils, Via NO.= 10)
- +5VALWP 1 PJP305 2 +5VALW (5A, 200mils, Via NO.= 10)
- +3VALWP 1 PJP303 2 +3VALW (4A, 120mils, Via NO.= 8)






<Vo=1.8V> VFB=0.6V
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSGP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Tuesday, February 22, 2011	Sheet	43	of	44




Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	+1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LAXXXX
				Date:	Tuesday, February 22, 2011
				Sheet	44 of 44
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LAXXXX
				Date:	Tuesday, February 22, 2011
				Sheet	45 of 44
				Rev	0.1



Security Classification	Compal Secret Data		Title	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 0.75VSP/1.0VSP/2.5VSP
Size	Document Number	Rev	Date: Tuesday, February 22, 2011 Sheet 46 of 44	
	LAXXXX	0.1		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	+1.2VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 22, 2011
				Sheet	47 of 44
				Rev	0.1
				NCL61 LA-6321P M/B	




$$Rfset(Kohm) = (Period(\mu s)) - 0.29 * 2.65$$

$$Rfset(Kohm) = (Period(\mu s)) - 0.29 * 2.65$$

If the layout of each phase to CPU is symmetric, the two res. can be removed. They are used for phase current balance adjustment.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +CPU_CORE+CPU_CORE_NB Size Document Number PEQAE LA-7291P M/B Rev 0.1
Date:	Tuesday, February 22, 2011	Sheet	48	of 1



Rtrip = 73.2K, OCP = 34.42A
 Rrf = 470K, FSW = 290KHz

GPU VID1	GPU VID0	Whistler Pro
X	L	1.0V
X	H	0.9V
H	L	
H	H	

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					

www.s-manuals.com