


K52N SCHEMATIC R10

PAGE	Content	PAGE	Content
SYSTEM PAGE REF.			
3	SCHEMATIC INFORMATION	58	ROBSON
4	CPU-PENRYN(1)	60	DC & BAT IN
5	CPU-PENRYN(2)	61	BLUE TOOTH
6	CPU CAP	62	TPM & CAP sensor
7	DDR2 SO-DIMM_0	63	Finger Print
8	DDR2 SO-DIMM_1	65	SCREW HOLE & NUT & SPRING
9	DDR2 ADDRESS TERMINATION	66	E-SATA
10	NB_-CANTIGA--CPU (1)	69	History
11	NB_-CANTIGA--DDR2/PEG (2)	70	VGA_nVIDIA_NB9X_PCIE
12	NB_-CANTIGA--DDR2 bus (3)	71	VGA_nVIDIA_NB9X_FB
13	NB_-CANTIGA--POWER (4)	72	VGA_nVIDIA_NB9X_Display
14	NB_CANTIGA--POWER (5)	73	VGA_nVIDIA_NB9X_XTAL/Other
15	NB_-CANTIGA--GND/Strapping (6)	74	VGA_nVIDIA_NB9MGS_PCIE
20	SB_-ICH9M--(1)-SATA,AUDIO,ACZ	75	VGA_nVIDIA_NB9X_GPIO
21	SB_-ICH9M--(2)-PCI,PCI-E,USB	76	VGA_nVIDIA_NB9X_VRAM
22	SB_-ICH9M--(3)-GPIO	77	VGA_nVIDIA_NB9X_VRAM
23	SB_-ICH9M--(4)-PWR/GND		
24	SB_-ICH9M--Other		
25	SPI ROM		
29	CLK-ICS9LPR363DGLF-T		
30	EC-IT8512 (1)		
31	EC-IT8512 (2)		
32	POWER-ON SEQUENCE		
33	PCI-E LAN_RTL8111C		
34	RJ45		
35	MDC		
36	CODEC-ALC663		
37	AUDIO_AMP-1431&HP		
38	Microphone&Line-in		
40	CARDBUS R5C833(PCI I/F)		
41	CARDBUS R5C833(1394 & SD)		
42	7 in 1 CARD READER		
43	EXPRESS CARD		
44	Debug		
45	LVDS&INVERTER CONNECTOR		
46	CRT		
48	HDMI		
50	Thermal Sensor		
51	HDD & CDROM		
52	USB Port X3		
53	WLAN(MINI CARD)		
56	LED & SW		
57	DISCHARGE		
		POWER PAGE REF.	
		80	_POWER_VCORE
		81	_POWER_SYSTEM
		82	_POWER_I/O_1.5VS & 1.05VS
		83	_POWER_I/O_DDR & VTT
		85	_POWER_VGA_CORE & +1.1V0
		87	_POWER_SHUTDOWN#
		88	_POWER_CHARGER
		90	_POWER_PROTECT
		91	_POWER_LOAD SWITCH
		92	_POWER_PROTECT
		93	_POWER_SIGNAL
		94	_POWER_FLOWCHART


Dr-Bios.com

K52N Block Diagram




Dr-Bios.com

1. 5A




SOCKET638
Change P/N to 12G011306380
071113

Do not cross plane.




* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side






ASUS		Title : Griffin HT V/F	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
B	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	3 of 93


place close to socket








PLACE THEM CLOSE TO CPU WITHIN 1"





Processor Memory Interface







Dr-Bios.com




Decoupling between Processor and DIMMs, Place close to Porcessor as possible




Dr-Bios.com


Dr-Bios.com

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Vincent_Chiang</i>	
Size	Project Name		Rev
Custom	K52N		1.0
Date: <i>Monday, February 08, 2010</i>		Sheet	7 of 93


Dr-Bios.com

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Vincent_Chiang</i>	
Size	Project Name	Rev	
Custom	K52N	1.0	
Date: <i>Monday, February 08, 2010</i>		Sheet	8 of 93



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Vincent_Chiang</i>	
Size	Project Name	Rev	
B	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	9 of 93



Dr-Bios.com





		Title : RS880M-HT LINK I/F
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent_Chiang
Size	Project Name	Rev
B	K52N	1.0
Date: Monday, February 08, 2010		Sheet 10 of 93

PCI-E:
0-3 HDMI@ RS780M
4-7 NC
8-15 VGA8x


HDMI



Wlan
Lan




RS880M



Dr-Bios.com

NB_PWRGD IN	1.8V IN
ALLOW_LDTSTOP OUT (default)/IN	OC/1.8V IN
LDT_STOP# IN (default)/IN	3.3V IN/OC

RS780 POWERGOOD is 1.8VS rail




RI.1 100127_1 Change EDID CLK/DAT Circuit


STRP_DATA	0	1
VCC_NB	.95V	1.1V

net AUC_CAL Reference F50z

Dr-Bios.com



080118
 Disable Side Port Memory
 R1.1



DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable (Can still be enabled using nbocfg register access)
 0 : Enable


RS780: configurable thru register setting only

RS740/RS780: Enables Side port memory

RS780:HSYNC#

Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]

ASUS		Title : RS880M-SPMEM/STRAPS	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
B	K52N	1.0	
Date: Monday, February 08, 2010		Sheet 13 of 93	




R1.1 100127_2 Modify +1.1V_NB to +1.1VNB

2 x 4.7uF
4 x 0.1uF


RS880M POWER TABLE


PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL18	NC








Dr-Bios.com

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Vincent_Chiang</i>	
Size	Project Name	Rev	
A	K52N	2.0	
Date: <i>Monday, February 08, 2010</i>		Sheet	15 of 93





STD 5.2mm

DDR3_DIMM_204P





Layout Note: Place these caps near SO DIMM 0










STD 9.2mm

DDR3_DIMM_204P




SMBus Slave Address: A2H



Dr-Bios.com

DDR3 Vref




For DDR3_VREF command & address.
R1802,R1803 are always mount.


Dr-Bios


		Title DDR3 CA_DQ VOLTAGE	
ASUSTeK COMPUTER INC. NB6		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
Custom	K52N	2.0	
Date: Monday, February 08, 2010		Sheet	18 of 99




Dr-Bios.com

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	K52N	2.0	
Date: Monday, February 08, 2010		Sheet	19 of 93






Internal CLKGEN




071115
SYS_RST#
for warm reset


internal pu 8.2k




PUP AT SB700 SIDE




SB700A11 EC enable Strap Workaround



USB 0	External USB
USB 1	External USB
USB 2	External USB
USB 3	
USB 4	
USB 5	
USB 6	CAMERA
USB 7	
USB 8	BT
USB 9	
USB 10	
USB 11	WLAN (MiniCard)
USB 12	
USB 13	



S0 power





2008 04 18
ADD R2138 R2139 IS /X


Dr-Bios.com

for SATA HDD


for SATA ODD



Dr-Bios.com




Dr-Bios.com



REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled Modify	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Dr-Bios.com

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	K52N	1.0
Date: Monday, February 08, 2010		Sheet 25 of 93

Dr-Bios.com

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	26 of 93

Dr-Bios.com

5

4


3

2






1

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	K52N	1.0
Date: Monday, February 08, 2010		Sheet 27 of 93

Dr-Bios.com

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	28 of 93



Dr-Bios.com




SEL_HTT66
 0 : 100 MHz differential HTT clock (Default)
 1 : 66MHz single ended HTT clock

SEL_27
 0 : 100 MHz differential Spread SRC clock
 1 : 27MHz spread/non-spreading single clock (Default)

Dr-Bios.com




For PU / PD




iAMT EC strapping need to check






For X'tal





For EC Hardware Strap




For iAMT pin name







Keyboard




Touchpad



SW4102, SW4103 use PCB footprint of 12G091030050



Dr-Bios.com



		Title : RST_Reset Circuit	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size B	Project Name K52N	Date: Monday, February 08, 2010	Rev 1.0
		Sheet 32	of 99

Dr-Bios.com


		Title : LAN-AR8131	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	33 of 99



Dr-Bios.com

		Title : LAN_RJ45	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	34 of 99


PE_GPIO2 for LVDS_SEL

Dr-Bios.com


		Title : Hybrid Switch	
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
Custom	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	35 of 93




DIGITAL





ANALOG






FOR NORMAL FUNCTION .



DETECTION



Dr-Bios.com




ASUS		Title : AUDIO AMP	
ASUSTeK COMPUTER INC. NB2		Engineer: Leon	
Size B	Project Name K52Jr	Rev 2.0	
Date: Monday, February 08, 2010		Sheet 37 of 99	

Dr-Bios.com

R1.2,item L3


Dr-Bios.com

<Variant Name>		
		Title : AUD ****
ASUSTeK COMPUTER INC. NB2		Engineer: Vincent_Chiang
Size	Project Name	Rev
Custom	K52N	1.0
Date: Monday, February 08, 2010	Sheet 38	of 99

Dr-Bios.com

		Title : AUD_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
Custom	K52N	1.0	
Date: Monday, February 08, 2010		Sheet 39 of 99	

Dr-Bios.com

		Title : AU6433
ASUSTeK COMPUTER INC. NB1		Engineer: Vincent_Chiang
Size C	Project Name K52N	Rev 1.0
Date: Monday, February 08, 2010		Sheet 40 of 89



R1.2.item L1

Dr-Bios.com

		Title : CB_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	41 of 99




R1.2,item L1

Dr-Bios.com


		Title : CB_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	42 of 99

Main Board

Dr-Bios.com


		Title : CB_NewCard	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name		Rev
Custom	K52N		1.0
Date: Monday, February 08, 2010		Sheet	43 of 99
		2	1

LPC Debug Port





Dr-Bios.com

		Title : BUG_Debug	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size Custom	Project Name K52N	Rev 1.0	
Date: Monday, February 08, 2010		Sheet 44 of 99	




R1.1 100202_1 Add 100uf/25V Fix Noise

CAMERA & MIC




R1.1 100127_3 Modify LCD PWM to EC

Display Port panel pin define need to be confirm



用12G17001030S的symbol, 帶12G17001030C的料號



ASUS		Title : CRT_LCD Panel	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
B	K52N	1.0	
Date: Monday, February 08, 2010		Sheet 45 of 99	

Dr-Bios.com

		Title : CRT_D-Sub
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang
Size Custom	Project Name K52N	Rev 1.0
Date: Monday, February 08, 2010		Sheet 46 of 99

Dr-Bios.com

		Title : Display Port
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang
Size	Project Name	Rev
Custom	K52N	1.0
Date: Monday, February 08, 2010		Sheet 47 of 99


Dr-Bios.com

		Title : TV_HDMI
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang
Size Custom	Project Name K52N	Rev 1.0
Date: Monday, February 08, 2010		Sheet 48 of 99


Dr-Bios.com

		Title : TV ****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	49 of 99

CPU Thermal Sensor




PWM Fan




ASUS		Title : FAN_Fan & Sensor
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang
Size B	Project Name K52N	Rev 1.0
Date: Monday, February 08, 2010		Sheet 50 of 99

ODD



HDD (1st)




ASUS		Title : XDD_HDD & ODD	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size B	Project Name K52N	Rev 1.0	
Date: Monday, February 08, 2010		Sheet 51 of 99	

USB ports

Dr-Bios.com

		Title : USB_USB Port*2	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name		Rev
C	K52N		1.0
Date: Monday, February 08, 2010		Sheet	52 of 99

Support wake from S3 only



WLAN

WLAN +3VAUX bypass capactor:
 Place 0.1UF near pin 2,24,52,39 41.
 Place 10UF near +3VAUX_WLAN source side.

WLAN +1.5VS bypass capacitor:
 Place 0.1UF near pin 6,28,48.
 Place 10UF near +1.5VS source side

WLAN nuts:
 Minicard spec R1.2:
 Full size card= 2pcs.
 Half size card= 2pcs.

ASUS		Title :MINICARD(WLAN)	
ASUSTeK COMPUTER INC. NB6		Engineer: <u>Vincent_Chiang</u>	
Size Custom	Project Name K52N	Date: Monday, February 08, 2010	Rev 1.0
Date: Monday, February 08, 2010		Sheet 53 of 99	1

Dr-Bios.com


Dr-Bios.com

		Title : BAR_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	54 of 99


Dr-Bios.com

		Title : S10 ****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	55 of 99


For POWER LED




For Wireless LED




Charge LED




Side Light LED symbol




Cap. Lock LED



for Num Lock




HDD LED



Dr-Bios.com

Main Board

Remove +2.5Vs is for ATI GFX



ASUS		Title : DSG_Discharge	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size B	Project Name K52N		Rev 1.0
Date: Monday, February 08, 2010		Sheet 57 of 99	

Dr-Bios.com


		Title : PCI ****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	56 of 99

Dr-Bios.com


		Title : DJ_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
C	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	59 of 99

POWER GOOD DETECTER

<Variant Name>

		Title : <i>POWER_PROTECT</i>
ASUSTeK COMPUTER INC. NB		Engineer: <i>Vincent_Chiang</i>
Size B	Project Name <i>K52N</i>	Rev 1.0
Date: <i>Monday, February 08, 2010</i>		Sheet <i>60</i> of <i>99</i>


BLUETOOTH



Dr-Bios.com

		Title : BT_Bluetooth	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size Custom	Project Name K52N	Rev 1.0	
Date: Monday, February 08, 2010		Sheet	61 of 99

Battery Connector




Recommand max 47PF,
for BQ20Z90 rising time spec.

Total count: 11 pcs

ASUS		Title : DC_DC & BAT Conn.	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size B	Project Name K52N	Rev 1.0	
Date: Monday, February 08, 2010	Sheet 62	of 99	

Main Board

Dr-Bios.com

		Title : FP_FP Conn
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang
Size Custom	Project Name K52N	Rev 1.0
Date: Monday, February 08, 2010	Sheet 63	of 99

5

4

3

2

1

D

D

C

C


B

B

A


A

Dr-Bios.com


		Title : TUN_TV Tuner	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
Custom	K52N	1.0	
Date:	Monday, February 08, 2010	Sheet	64 of 99
	2		1

Main Board


Screw Hole A




Screw Hole B




Screw Hole I




Screw Hole C




Screw Hole F




Screw Hole E



Screw from k52JR




Screw Hole H




Tooling Hole K



Tooling Hole L



Screw Hole O



Dr-Bios.com

ASUS		Title : ME_Conn & Skew Hole	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	K52N	Rev
Custom			1.0
Date: Monday, February 08, 2010		Sheet	65 of 99

5

4

3

2

1

D

D

C

C


B

B

A

A

Dr-Bios.com

		Title : ESA_ESATA	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
Custom	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	66 of 99

5

4

3


2




1

PCH XDP

BRAIDWOOD (ONFI)

Dr-Bios.com

		Title : PCH_XDP, ONFI	
ASUSTeK COMPUTER INC. NB4		Engineer Vincent_Chiang	
Size Custom	Project Name K52N	Date: Monday, February 08, 2010	Rev 1.0
Date: Monday, February 08, 2010		Sheet 67 of 99	




J6802 use PCB footprint of 12G061210401

ASUS		Title :IO Connector	
ASUSTeK COMPUTER INC. NB4		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
B	K52N	1.0	
Date: Monday, February 08, 2010		Sheet	68 of 99

Dr-Bios.com

POWER GOOD DETECTOR



<Variant Name>		ASUS Title : GOOD_DETECTOR	
ASUSTeK COMPUTER INC		Engineer: Vincent_Chiang	
Size	Project Name	Rev	
B		1.0	
Date: Monday, February 08, 2010		Sheet	69 of 95

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com



Title : VGA_MXM(2.1a)

ASUSTeK COMPUTER INC. NB4

Engineer: Vincent_Chiang

Size
Custom

Project Name
K52N

Rev
1.0

Date: Monday, February 08, 2010

Sheet 70 of 99


5

4

3

2


1



Dr-Bios.com


ASUS	Title: +VCORE
ASUSTeK COMPUTER INC	Engineer: Siny
SGS	Project Name
Custom	K51AB
Date: Monday, February 08, 2010	Sheet 80 of 80

+5VSUS / +3VSUS POWER SUPPLY




Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.96A$	1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.96A$
2. Ripple Current: $I_{rip} = 2.61A$	2. Ripple Current: $I_{rip} = 1.55A$
3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 39.15mV$	3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 23.25mV$
4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$	4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$
5. MOSFET Spec: H-side MOSFET: FDMC8884	
$R_{ds(on)} = 30m\Omega$ ($V_{gs} = 4.5V$)	$V_{gs} = 4.5V$
$I_{cont} = 9A$	$T = 25^\circ C$
$I_{peak} = 15A$	(Pause = 10 us)
L-side MOSFET: FDMC8884	
$R_{ds(on)} = 30m\Omega$ ($V_{gs} = 4.5V$)	$V_{gs} = 4.5V$
$I_{cont} = 9A$	$T = 25^\circ C$
$I_{peak} = 15A$	(Pause = 10 us)

Controller	
+5VSUS:	+3VSUS:
1. Voltage & Current: +5VSUS: 5V / 4A	1. Voltage & Current: +3VSUS: 3.3V / 4A
2. Frequency: $F = 300KHZ$	2. Frequency: $F = 375KHZ$
3. OCP: Set PR8106 = 357 Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$	3. OCP: Set PR8113 = 357 Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$
4. Soft start time: The Soft Start duration is 2ms	
5. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.25 A$	4. Inrush Current: $C_{total} = 100 \mu F$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.165 A$



Dr-Bios.com


+1.1VSUS POWER SUPPLY



+1.1VSUS
I_{max}=16.897A
OCP=22.22A

Controller

- Voltage & Current:**
 +VTT_CPU: 1.05V / 15A
- Frequency:**
 F=330KHZ
- OCP:**
 Set PR8207=4.99 Kohm
 I_{ocp}=R_{ocp}*20uA/R_{ds(on)}
 I_{ocp}=26A
- Soft start time:**
 The SS duration is 1.35ms
- Inrush Current:**
 C total = 440 uF
 I_{inrush}=C*V_{out}/SS_time
 I_{inrush}= 0.342 A



Power stage


- +VTT_CPU:**
- 1. I/P Current:**
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 2.33A$
- 2. Ripple Current:**
 $I_{rip} = 5.36A$
- 3. Ripple Voltage:**
 $ESR / 2 = 7.5mohm$
 $V_{ripple} = 40.26mV$
- 4. Inductor Spec:**
 $I_{sat} = 40A$
 $I_{dc} = 25A$
 $DCR = 1.6mohm$
- 5. MOSFET Spec:**

H-side MOSFET: RJK0355DPA


R_{ds(ON)}=16.5mohm (V_{gs}=4.5 V)
 I_{cont} = 30A (T=25 °C)
 I_{peak} = 120 A (Pause = 10 us)

L-side MOSFET: RJK0353DPA

R_{ds(ON)}=7.6mohm (V_{gs}=4.5 V)
 I_{cont} = 35A (T=25 °C)
 I_{peak} = 140 A (Pause = 10 us)




+1.5V & +0.75VS POWER SUPPLY



Power stage

- DDR III:
- I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.22A$
 - Ripple Current:
 $I_{rip} = 4.62A$
 - Ripple Voltage:
 $ESR/1 = 15m\Omega$
 $V = 69.3mV$
 - Inductor Spec:
 $I_{sat} = 12.7A$
 $I_{dc} = 9.5A$
 $DCR = 8.5m\Omega$
 - MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
L-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)

+1.5V
I_{max} = 10.5A
OCP = 15.38A



Controller

- DDR III:
- Voltage & Current:
+1.5V: 1.5V / 10A
 - Frequency:
F = 300KHZ
 - OCP:
Set R8302 = 12 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 14.3A$
 - Soft start time:
The Soft Start duration is 1.35ms
 - Inrush Current:
 $C_{total} = 220uF$
 $I_{inrush} = C \cdot V_{out} / SS_{time}$
 $I_{inrush} = 0.244A$
1. Voltage & Current:
+0.75V: 0.75V / 1A

Dr-Bios.com

Dr-Bios.com

		Title :	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
A3	Oemga	1.0	
Date:	Monday, February 08, 2010	Sheet	84 of 95

GPU NVDD POWER SUPPLY


-<Variant Name>

		Title : <i>POWER_VO_NVDD</i>
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Matt_Wang</i>
Size	Project Name	Rev
Custom	<i>Design_IP</i>	1.0
Date: <i>Monday, February 08, 2010</i>		Sheet <i>95</i> of <i>95</i>



Dr-Bios.com



<Variant Name>


		Title : Block Diagram
ASUSTeK COMPUTER INC. NB6		Engineer: Jeff Kao
Size	Project Name	Rev
A	K42Dr	R1.0
Date: Monday, February 08, 2010		Sheet 86 of 95

Dr-Bios.com



Dr-Bios.com

PT8805 TPC28T AC_BAT_SYS 1	PT8811 TPC28T A/D_DOCK_IN 1	PT8817 TPC28T BAT 1	PT8820 TPC28T BATSEL_0 1	PT8823 TPC28T AC_IN_OCF 1	PT8826 TPC28T PWRLIMIT# 1	PT8828 TPC28T GND 1
PT8806 TPC28T AC_BAT_SYS 1	PT8812 TPC28T A/D_DOCK_IN 1	PT8818 TPC28T BAT 1	PT8821 TPC28T BATSEL_1 1	PT8824 TPC28T ISET_EC 1	PT8827 TPC28T GND 1	PT8829 TPC28T GND 1
PT8804 TPC28T AC_BAT_SYS 1	PT8807 TPC28T AC_BAT_SYS 1	PT8810 TPC28T A/D_DOCK_IN 1	PT8813 TPC28T A/D_DOCK_IN 1	PT8816 TPC28T BAT 1	PT8819 TPC28T BAT 1	PT8822 TPC28T CHG_EN 1
				PT8825 TPC28T VSET_EC 1	PT8831 TPC28T GND 1	PT8830 TPC28T GND 1



Battery Cells

BATSEL_1	BATSEL_0	CELLS
H	H	2 CELLS
L	H	2 CELLS
H	L	3 CELLS
L	L	4 CELLS

Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202

5

4

3

2

1

D

D

C

C

B

B

A

A


5

4


3

2

1

		Title :	
ASUSTek Computer INC.		Engineer:	
Size Custom	Project Name Oemga	Rev 1.0	
Date: Monday, February 08, 2010		Sheet	89 of 95


Dr-Bios.com




<Variant Name>

		Title : POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Matt_Wang	
Size	Project Name	Design_IP	Rev
Custom			1.0
Date: Monday, February 08, 2010		Sheet	90 of 95

SUSB_PWR POWER 1.29



SUSC_PWR POWER 1.29



ASUS		Title : POWER_LOAD_SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Matt_Wang	
Size B	Project Name Design_IP	Rev 1.0	
Date: Monday, February 08, 2010		Sheet 91	of 95

5

4

3

2

1

D

D

C

C

B

B

A

A


5

4


3

2

1


		Title :	
ASUSTek Computer INC.		Engineer:	
Size Custom	Project Name Oemga	Rev 1.0	
Date: Monday, February 08, 2010		Sheet	92 of 95

Dr-Bios.com




Dr-Bios.com

A/D_DOCK_IN



AC_BAT_SYS



	K52J	Non-IAMT	Design rating
+12V	(10mA)		(10mA)
+12VS	(10mA)		(10mA)
+1.8VS	(1.6A)		(2A)
+3VSUS	(0.57A)		
+3V	(1.24A)		(4A)
+3VS	(2.88A)		
+5VSUS	(0.01A)		
+5V	(1.7A)		(4A)
+5VS	(3.08A)		
+5VA	(0.12A)		(0.1A)
+3VA	(0.12A)		(0.1A)
+1.05VS	(4A)		(8A)
VTT_PCH	(4A)		
+VTT_CPU	(18A)		(15A)
+VGA_CORE	(21A)		(26A)
+VGFEX_CORE	(15A)		(21A)
+1.5V	(3.6A)		(8A)
+1.5V	(8A)		
+0.75V	(1A)		(1A)
+Vcore	(48A)		(48A)

Dr-Bios.com

VR_VID0-VR_VID6, CPU_VRON_PWR, PM_DPRS_LVPR, PM_PSI#CPU_VRON VCCSENSE, VSSSENSE,


R1.1 100128 Modify Page36/Page37 For Realtek Audio Chip
R1.1 100127_1 Change EDID CLK/DAT Circuit
R1.1 100127_2 Modify +1.1V_NB to +1.1VNB
R1.1 100127_3 Modify LCD PWM to EC
R1.1 100128_1 Support Battery (Battery Request)
R1.1 100129_1 Change +3VS to +5VS For Audio
R1.1 100202_1 Add 100uf/25V Fix Noise
R1.1 100202_2 EMI REQUEST
R1.1 100202_3 Add CLKGEN IN Circuit For SB800 (Change CLK for Page 29)

Dr-Bios.com

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size	Project Name	Rev	
C	K52Jr		
Date: Monday, February 08, 2010		Sheet	95 of 99

Dr-Bios.com

		Title : System History
ASUSTeK COMPUTER INC. NB		Engineer:
Size	Project Name	Rev
C	K52Jr	
Date: Monday, February 08, 2010		Sheet 96 of 99




Dr-Bios.com

Power On Sequence
1 → 30


M52J Power-On Sequence Timing Diagram Rev.0.31

DC-IN Mode



Dr-Bios.com

M52J Power-On Sequence Timing Diagram Rev.0.31



Dr-Bios.com