

Compal Confidential

QBL50 Schematics Document

AMD Sabine

APU Llano / Hudson M2_M3 / Vancouver Whistler

UMA only / PX Muxless with BACO

2010-02-16


LA-7552P REV: 0.03

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					QBL60 LA-7552P	0.03
				Date:	Tuesday, February 22, 2011	Sheet 1 of 49





Compal Confidential





Model Name : QBL60

Sabine






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 2 of 49

18 PCIE_GTX_C_FRX_P0[0..7]  
 18 PCIE_GTX_C_FRX_N0[0..7]  

PCIE_FTX_C_GRX_P0[0..7] 18  
 PCIE_FTX_C_GRX_N0[0..7] 18  

APU To HDMI


 PCIE_FTX_GRX_P[12..15] 28
 PCIE_FTX_GRX_N[12..15] 28



For UMA Mux.

2
1
0
To HDMI
CK

CPU TSI interface level shift




To EC



GLAN

WLAN



Power Sequence of APU



Group A


Group B

Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 PCIE / UMI / TSI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
Custor	QBL60 LA-7552P	0.03	Tuesday, February 22, 2011	
			Sheet	6 of 49




Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 DDRIII I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custort QBL60 LA-7552P
Date: Tuesday, February 22, 2011				Sheet 7 of 49

To LVDS Translator



To FCH VGA ML




100MHz




100MHz_NSS



Serial VID




Close to Header




Serial VID










Route as differential with VSS_SENSE



Route as differential



Route as differential



Llano do not support this thermal die

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH

To LVDS Translator

To FCH











To LVDS Translator

To FCH

To LVDS Translator

To FCH

If not used, pins are left unconnected (DG ref.) 20101111




FS1R1 : Control S5 Dual PWR plane in laptop, seems no use

As asserted as an input to force the processor into the HTC-active state

Indicates to the FCH that a thermal trip has occurred. Its assertion will cause the FCH to transition the system to S5 immediately

HDT Debug conn








Security Classification	Compal Secret Data	Title
Issued Date	2010/08/04	Deciphered Date
2010/08/04		2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title AMD FS1 Display / MISC / HDT Size Document Number QBL60 LA-7552P Date: Tuesday, February 22, 2011
Rev 0.03		Page 8 of 49

Power Name	Consumption
VDD +CPU_CORE	50A
VDDNB +CPU_CORE_NB	22.5A
VDDIO +1.5V	4A
VDDP / VDDR +1.2VS	3A / 3.5A
VDDA +2.5VS	0.75A

CORE_NB CPU_CORE
330uF X 2 330uF X 4
22uF X 4 22uF X 11

CPU BOTTOM SIDE DECOUPLING




JCPU1F	CONN@
A7	T11
A13	T19
A15	T4
A17	L7
A19	L10
A21	L18
A23	V9
A25	V11
B7	V19
C4	W4
C10	W7
C14	W10
C16	W12
C18	W14
C20	W16
C22	W18
C24	Y9
C26	Y22
C28	AA4
D13	AA7
D15	AB9
D17	AB13
D19	AB17
D21	AB15
D23	AB19
D25	AB21
D27	AB23
E4	AB25
E10	AB27
E12	AC4
F3	AC7
F11	AC10
F14	AC12
F16	AC14
F18	AC16
F20	AC18
F22	AC20
F24	AC22
F26	AC24
F28	AC26
G4	AC28
G8	AD9
G12	AD11
G15	AD13
G17	AE7
G19	AE13
G21	AE15
G23	AE17
G25	AE19
J4	AE21
J8	AE23
J12	AE25
J20	AE27
J22	AF3
J24	AF6
K18	AF9
L4	AF12
L7	AF14
L10	AF16
M9	AF18
M11	AF20
M19	AF22
N4	AF24
N7	AF26
N10	AF28
N18	AG10
P9	AH5
P11	AH8
P19	AH13
R4	AH15
R7	AH17
R10	AH19
R18	AH21
T9	AH23
	AH25

Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4 (CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4	
22uF x 9	22uF x 6	680uF x 1	100uF x 4	0.22uF x 2	0.22uF x 4	
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF	180pF x 2	1nF x 4	180pF x 4
180pF x 2	180uF x 3	22uF x 3		4.7uF x 4		
10nF x 3		0.22uF x 4		180pF x 4		


Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	QBL60 LA-7552P	Tuesday, February 22, 2011		0.02
			Sheet	9 of 49

HPD


Translator HPD From Translator




CRT HPD From FCH




HDMI HPD From HDMI Conn




Panel ENBKL




Panel ENVDD




Panel PWM





Q15 / Q19 / Q21 change to SB000006A00
20101228



Security Classification	Compal Secret Data		Title	AMD FS1 Singal Level Shifter	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Customer	QBL60 LA-7552P	Rev 0.03
			Date:	Tuesday, February 22, 2011	Sheet 10 of 49





- DDRA_SDO[0..63] → DDRA_SDO[0..63] 7
- DDRA_SDM[0..71] → DDRA_SDM[0..71] 7
- DDRA_SMA[0..15] → DDRA_SMA[0..15] 7





DIMM_A STD H:9.2mm
 <Address: 00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
				DDRIII SO-DIMM 1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		0.03	
Custor	QBL60 LA-7552P				
Date:	Tuesday, February 22, 2011	Sheet	11	of 49	




Place near DIMM2



DIMM_B STD H:5.2mm
 <Address: 01>

Security Classification		Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: DDRIII SO-DIMM 2			
Size	Document Number	Rev	
Custom	QBL60 LA-7552P	0.03	
Date:	Tuesday, February 22, 2011	Sheet	12 of 49




Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04

Compal Electronics, Inc.		
Title	Hudson-M2/M3-UMI/PCI/Clock/LPC/RTC	
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.03
Date:	Tuesday, February 22, 2011	Sheet 13 of 49

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






PCIE_RST2 : Reset PCIe device on Hudson2



THERMTRIP:
Need level shift from +3VALW to +1.5V

SM bus 0->S0 PWR domain
SM bus 1->S5 PWR domain

VGA_PD: Support MLDAC power
save it connect
0: MLDAC power on
1: MLDAC power off





Project SKU ID	L(N)O	R44	R45	H(Y)ES
GPIO189 (use VGA)	R44	R45		(Y)ES
GPIO190 (use PX)	R46	R45		(Y)ES
GPIO191	R46	R47		(Y)ES

Add Project ID Table
201011301600

Project SKU ID	L(N)O	H(Y)ES
GPIO189 (use VGA)	R44	R45
GPIO190 (use PX)	R46	R45
GPIO191	R46	R47


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Hudson-M2/M3-ACPI/USB/EC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Custom	QBL60 LA-7552P	0.03
			Date:	Tuesday, February 22, 2011	Sheet 14 of 49



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Hudson-M2/M3-SATA/GBE/HWM	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 15 of 49

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23	
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



C1218 / C1219 / C1247 Change to SE00000110
20101228



For FCH M2 - BOM option
VDDAN_11_SSUSB_S / VDDAN_11_SSUSB_S
Connected to VSS.

42 ohm/4A

AMD reply:
VDDAN_33_HWM_S: Please connect
it to +3.3V_S5 directly if HWM is not used.


VDDIO_AZ_S should be tied to
+3.3V_S5 rail if Wake on Ring
is supported

Connected to VSS through a dedicated via.

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Size	Document Number
				Customer	QBL60 LA-7552P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, February 22, 2011
				Sheet	17 of 49

Compal Electronics, Inc.	
Hudson-M2/M3-POWER/GND	
Rev	0.03




GFX PCIE LANE REVERSAL



For UMA Mux.

<DIGON>
Controls panel digital power on/off.
Active High ,external PD need

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver_PCIE / LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Rev		0.03	
QBL60 LA-7552P		Date		Tuesday, February 22, 2011	
Sheet		18		of 49	

Strap Name	Pin Straps description <all Internal PD>	Setting
VIP_DEVICE_EN	V2SVNC (GENLK_VSYNC) VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on V#A0_0 during reset 1: V#A0_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPI09 VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPI00 Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	GPI01 PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPI013 GPI012 GPI011 GPI010 GPI013,12,11 (config 2,1,0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines memory apertures CONFIG[3:0] 128 MB 000 the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines 256 MB 001 * the primary memory aperture size. 64 MB 010	001
BIOS_ROM_EN	GPI022 Enable external BIOS ROM device (Internal PD) 0: Disable, 1: Enable	0
AUD[1]	HSYNC	00
AUD[0]	VSYNC	00
BIF_GEN2_EN	GPI02 0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	H2SVNC (GENLK_CLK) GPI08 GPI08 GPI021 Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI

Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour
NC on Park, Robson

NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs

NC on Park, Robson and Seymour





Not share via for other GND

NC on Whistler and Seymour

Whistler and Seymour Except A2VSSQ change to TSVSSQ, others are NC

NC on Park, Robson and Seymour

NC on Park, Robson and Seymour



GPIO5 fast-power reduction: HW control will cause display disturb should use SW method control

GPIO6 voltage control signal, No use can NC!

GPIO7 Controls backlight on/off. Active High, need external PD

If GPIO22 High, GPIO 11-13 -> CFG[0:2] Config ROM type, GPU has internal PD

GPIO6,15,16,20 Voltage control signal, GPIO6,15 no use can NC

Thermal monitor interrupt Critical temperature fault



























Reserved

External BIOS device ON(1)/OFF(0) Inter PD

Internal Debug no use can floating ON(1)/OFF(0) no use can NC

Stereo Sync no use can NC

For ATI Cross fire no use can NC




GPIO8 Serial-ROM output from ROM, GPIO9 Serial-ROM input to ROM, GPIO10 Serial-ROM clock to ROM, GPIO22 external BIOS-ROM enable

GPIO8, GPIO9, GPIO10 no use can NC, GPIO22 Enable need 3K PH, no use must NC

If GPIO22 High, GPIO 11-13 -> CFG[0:2] Config ROM type, GPU has internal PD

If GPIO22 Low, GPIO 11-13 -> CFG[0:2] Config Primary memory-aperture size CFG[3:0]



128MB 000, 256MB 001 *, 64MB 010




Note:
route 50ohms single-ended
and 100ohms diff
and keep short
REF137-03 suggest

Park & Seymour is single channel for memory (channel B only)

Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver_Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		0.03	
Date:	Tuesday, February 22, 2011	Sheet	21	of 49	




DPA_VDD18,DPA_PVDD,DPB_VDD18,DPB_PVDD can combian to DPAB_VDD18
 DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD can combian to DPCD_VDD18
 (DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
 DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD can combian to DPEF_VDD18



Seymour/Whistler :
 DPA_VDD10,DPB_VDD10 can combian to DPAB_VDD10
 DPC_VDD10,DPD_VDD10 can combian to DPCD_VDD10
 DPE_VDD10,DPD_VDD10 can combian to DPEF_VDD10

DPx-VSSR,DPx_PVSS can combian to DP_VSSR (Manhattan should have individual GND) where x is A,B,C,D,E,F


Park/Madison :AL21left NC
 Seymour/Whistler:
 AL21:PX_EN use to control discreate GPU regulators for power express BACO mode
 Support BACO: output High3.3V:turn off regulators (BACO mode on) output Low0V:turn on regulators (BACO mode off) need PD resistor
 No support BACO: left NC




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Size	Vancouver Power/GND		Rev
				Custom	QBL60 LA-7552P		0.03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETER DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Date:	Tuesday, February 22, 2011	Sheet	22	of	49		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	VRAM DDR3 / Channel A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	QBL60 LA-7552P
				Date	Tuesday, February 22, 2011
				Sheet	23 of 49




Pull high for Madison and Park...





Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	VRAM_DDR3 / Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				QBL60 LA-7552P	Rev 0.03
				Date: Tuesday, February 22, 2011	Sheet 24 of 49

Power Sequence of Whistler and Seymour



For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON





VGA Muxless with BACO Status Mapping table






	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table


VGA_PWR_ON source signal	Whistler
+3.3VSG	VGA_ON
+1.8VSG	SUSP#
+1.0VSG	VGA_PWR_ON
+VDDCI	Combine with +VGA_CORE
+VGA_CORE	1.5_VDDC_PWREN
+1.5VSG	1.5_VDDC_PWREN











Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/08/04	Title	
Deciphered Date	2010/08/04	VGA power sequence and BACO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		Customer	QBL60 LA-7552P
		Date:	Tuesday, February 22, 2011
		Sheet	25 of 49





Reserved for EC programming ROM
Need EC confirm



Change to 12Kohm 1% (DG ref.)
20101114







For upgrade Firmwave




Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Title	LVDS Translator - RTD2132S	
Size	Document Number	Rev
Custom	QBL60 LA-7552P	0.03
Date:	Tuesday, February 22, 2011	Sheet 26 of 49


CRT




Panel LCDVDD Control




Panel Backlight Control










Panel PWM Control



Camera




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P10-LVDS/CRT CONN QBL60 LA-7552P Date: Tuesday, February 22, 2011 Sheet 27 of 49



For ESD request.

For ESD request.

Security Classification	Compal Secret Data	Title	HDMI Connector	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	QBL60 LA-7552P
		Date:	Tuesday, February 22, 2011	1 Sheet 28 of 49



W=60mils

W=60mils

These caps close to Pin 12,27,39,42,47,48

These caps close to Pin 3,6,9,13,29,41,45

These components close to Pin 36 (Should be place within 200 mils)

For ESD request.


ESD

ESD

Security Classification	Compal Secret Data	
Issued Date	2010/06/30	Deciphered Date
		2012/06/30


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		
Compal Electronics, Inc.		
P25-LAN RTL8111E		
Size	Document Number	Rev
Customer	QBL60 LA-7552P	0.02
Date:	Tuesday, February 22, 2011	Sheet 29 of 49




Close to JSPK1

- SPK L1 → SPK L1 37
- SPK L2 → SPK L2 37
- SPK R1 → SPK R1 37
- SPK R2 → SPK R2 37







Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P26-HD CODEC ALC259	
Size	Document Number	Rev		Date	
Customer	QBL60 LA-7552P	0.03		Tuesday, February 22, 2011	
Date			Sheet 30 of 49		

Card Reader RTS5137 (only SD/MMC/MS function)




Card Reader Connector



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P27-RTS5137 Media Card Controller	
Size	Document Number	Rev		0.03	
Custom	QBL60 LA-752P				
Date:	Tuesday, February 22, 2011	Sheet	31	of	49

Mini-Express Card for WLAN/WiMAX(Half)



Mini-Express Card(WLAN/WiMAX)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

LPC_FRAME# R	R1573	1	2	0.0402_5%	LPC_FRAME#	LPC_FRAME#	13.36
LPC_AD3 R	R1574	1	2	0.0402_5%	LPC_AD3	LPC_AD3	13.36
LPC_AD2 R	R1576	1	2	0.0402_5%	LPC_AD2	LPC_AD2	13.36
LPC_AD1 R	R1578	1	2	0.0402_5%	LPC_AD1	LPC_AD1	13.36
LPC_ADD R	R1579	1	2	0.0402_5%	LPC_ADD	LPC_ADD	13.36
PLT_RST# R	R1580	1	2	0.0402_5%	PLT_RST#	PLT_RST#	13
CLK_PCIE_DB					CLK_PCIE_DB	CLK_PCIE_DB	13

LED




ESD




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				P28-Mini PCIE/LED
				QBL60 LA-7552P
Date:	Tuesday, February 22, 2011	Sheet	32	of 49

SATA HDD Conn.












SATA ODD FFC Conn.





Dr-Bios.com

Security Classification	Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P29-HDD & ODD CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QBL60 LA-7552P Date: Tuesday, February 22, 2011 Sheet 33 of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	P32-USB/BT/USBsub
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QBL60 LA-7552P
				Date:	Tuesday, February 22, 2011
				Sheet	34 of 49
				Rev	0.03



ON/OFF switch Power Button




Fan Control Circuit



EC BIOS ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
				P31-KB /SW/TP/Lid	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	QBL60 LA-7552P
				Date:	Rev
				Tuesday, February 22, 2011	0.03
				Sheet	of
				35	49




Security Classification		Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title EC ENE KB930			
Size	Document Number	Rev	
B	QBL60 LA-7552P	0.03	
Date:	Tuesday, February 22, 2011	Sheet	36 of 49


INT_KBD Conn.







ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V




P9 FS1 PWR/GND




To TP/B Conn.



These components close to Pin 36 (Should be place within 200 mils)




For ESD. Cap to LED gap is 1.2mm.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/25	Deciphered Date	2011/12/31	Title
				P33-Other IO/USB (right)
			Customer	QBL50 LA-751P
			Rev	0.02
			Date	Tuesday, February 22, 2011
			Sheet	37 of 49


+5VALW TO +5VS (5A)




+1.1VALW TO +1.1VS (1.1A)



+3VALW TO +3VS (3.3A)




+1.5V TO +1.5VS (1.5A)







VGA Power

+1.5V to +1.5VSG (1.5A)




+3VS to +3VSG (3.3A)



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number QBL60 LA-7552P
				Date: Tuesday, February 22, 2011	Rev 0.03
				Sheet 38 of 49	


PH1 under CPU botten side :
 CPU thermal protection at 92 +/-3 degree C
 Recovery at 80 +/-3 degree C



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title DCIN / BATT CONN / OTP		
Size	Document Number NCL61 LA-6321P M/B	Rev 0.1
Date:	Tuesday, February 22, 2011	Sheet 40 of 44

(B+ 6A,240mils ,Via NO.= 12)



2S: Float
3S: GND


PC120 must close EC pin.

CP= 85%*I_{ada};
 I_{ada}=0~4.737A (90W); CP=4.03A; where R_{acdet}=0.020ohm, where R_{top}=12.4K
 90W for Dis: R_{top}:SD00000AJ80
 I_{ada}=0~3.421A (65W); CP=2.91A; where R_{acdet}=0.020ohm, where R_{top}=226K
 65W for UMA: R_{top}:SD034226380
 Astro2010_01_15 need confirm P/N

CP mode
 Va_{clim}=V_{REF}*(R_{bot}//R_{internal}/(R_{top}//R_{internal}+R_{bot}//R_{internal}))
 when 90W Va_{clim}=2.39*(20K//152K/(20K//152K+12.4K//152K))=1.44966V
 when 65W Va_{clim}=2.39*(20K//152K/(20K//152K+226K//152K))=0.38914V
 I_{input}=(1/R_{acdet})*(0.05*Va_{clim}/V_{REF}+0.05)
 when 90W, I_{input}=(1/0.02)*(0.05*1.44966/2.39+0.05)=4.02A
 when 65W, I_{input}=(1/0.02)*(0.05*0.38914/2.39+0.05)=2.92A


CC=0.25A~3A
 IREF=1.016*I_{charge}
 IREF=0.254V~3.048V
 VCHLIM need over 95mV

CHGVADJ=(V _{cell} -4)/0.10627	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V




Security Classification		Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	0.1	
Date:	Tuesday, February 22, 2011	Sheet	41 of 44




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 42.2K

- +5VALWP 1 PJP306 2 +5VALW (5A, 200mils, Via NO. = 10)
 PAD-OPEN 4x4m
- +5VALWP 1 PJP305 2 +5VALW (5A, 200mils, Via NO. = 10)
 PAD-OPEN 4x4m
- +3VALWP 1 PJP303 2 +3VALW (4A, 120mils, Via NO. = 8)
 PAD-OPEN 4x4m





Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LAXXXX
				Date:	Tuesday, February 22, 2011
				Sheet	42 of 44
				Rev	0.1








<Vo=1.8V> VFB=0.6V
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$

Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSGP	
Size	Document Number	NCL61 LA-6321P M/B		Rev	0.1
Date:	Tuesday, February 22, 2011	Sheet	43	of	44




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.1VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LAXXXX
				Date:	Tuesday, February 22, 2011
				Sheet	45 of 44
				Rev	0.1




Security Classification	Compal Secret Data		Compal Electronics, Inc. PWR 0.75VSP/1.0VSP/2.5VSP	
Issued Date	2006/11/23	Deciphered Date		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Size	Document Number	Date		Rev
	LAXXXX	Tuesday, February 22, 2011		0.1
		Sheet	46	of 44

Dr-Bios.com



Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.2VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			0.1	
Date:	Tuesday, February 22, 2011	Sheet	47	of	44




$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$

$$R_{fset}(\text{Kohm}) = (\text{Period}(\mu\text{s})) - 0.29 * 2.65$$

If the layout of each phase to CPU is symmetric, the two res. can be removed. They are used for phase current balance adjustment.




Security Classification	2010/1/11	Compal Secret Data	Deciphered Date	2011/11/11
Issued Date	2010/1/11	Deciphered Date	2011/11/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			Compal Electronics, Inc.	
PWR +CPU_CORE+CPU_CORE_NB				
Size	Document Number	PEQAE LA-7291P M/B		
Rev	0.1			
Date:	Tuesday, February 22, 2011	Sheet	48	of 1



Rtrip = 73.2K, OCP = 34.42A
 Rrf = 470K, FSW = 290KHz

GPU VID1	GPU VID0	Whistler Pro
X	L	1.0V
X	H	0.9V
H	L	
H	H	



Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/09/15	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET HAS NOT TO BE REPRODUCED OR THE OBJECT OF THE COMPETITIVE DESIGN OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-4902P
				Rev 1.0
				Date: Version: February 22, 2011 Sheet 59 of 47

Dr Bios.com