

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, MBP 15" MLB

08/18/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
?		?	?		
				DATE	DATE
				?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	T18_MLB	12/12/2007
3	3	Power Block Diagram	T18_MLB	12/12/2007
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	JTAG Scan Chain	DDR	07/22/2008
7	7	Functional / ICT Test	N/A	N/A
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	(MASTER)	(MASTER)
10	10	CPU FSB	M87_MLB	10/17/2007
11	11	CPU Power & Ground	M87_MLB	10/17/2007
12	12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	13	eXtended Debug Port (MiniXDP)	M99_MLB	01/08/2008
14	14	MCP CPU Interface	T18_MLB	06/18/2008
15	15	MCP Memory Interface	T18_MLB	06/18/2008
16	16	MCP Memory Misc	T18_MLB	06/18/2008
17	17	MCP PCIe Interfaces	T18_MLB	06/18/2008
18	18	MCP Ethernet & Graphics	T18_MLB	06/18/2008
19	19	MCP PCI & LPC	T18_MLB	06/18/2008
20	20	MCP SATA & USB	T18_MLB	06/18/2008
21	21	MCP HDA & MISC	T18_MLB	06/18/2008
22	22	MCP Power & Ground	T18_MLB	06/18/2008
23	24	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	25	MCP Standard Decoupling	T18_MLB	06/18/2008
25	26	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	28	SB Misc	T18_MLB	12/17/2007
27	29	FSB/DDR3/FRAMEBUF Vref Margining	DDR	07/22/2008
28	31	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	32	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	33	DDR3 Support	T18_MLB	06/18/2008
31	34	Right Clutch Connector	YITE_M98_MLB	07/02/2008
32	35	ExpressCard Connector	YITE_M98_MLB	07/02/2008
33	37	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	38	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	39	Ethernet Connector	SUMA_M98_MLB	07/01/2008
36	41	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	42	FireWire Port Power	SENSOR	08/14/2008
38	43	FireWire Ports	SENSOR	08/14/2008
39	45	SATA Connectors	CHANG_M98_MLB	07/01/2008
40	46	External USB Connectors	AMASON_M98_MLB	07/02/2008
41	48	Front Flex Support	CHANG_M98_MLB	07/01/2008
42	49	SMC	T18_MLB	06/18/2008
43	50	SMC Support	AMASON_M98_MLB	06/18/2008
44	51	LPC+SPI Debug Connector	CHANG_M98_MLB	07/01/2008
45	52	M98 SMBus Connections	DDR	07/22/2008


Page	(.csa)	Contents	Sync	Date
46	53	Current & Voltage Sensing	SENSOR	08/14/2008
47	54	Current Sensing	SENSOR	08/14/2008
48	55	Thermal Sensors	SENSOR	08/14/2008
49	56	Fan Connectors	M87_MLB	10/17/2007
50	57	WELLSRING 1	AMASON_M98_MLB	06/18/2008
51	58	WELLSRING 2	PWRSQNC	05/12/2008
52	59	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	61	SPI ROM	CHANG_M98_MLB	07/01/2008
54	62	AUDIO:CODEC	AUDIO	07/09/2008
55	63	AUDIO: LINE IN	AUDIO	07/09/2008
56	65	AUDIO: HEADPHONE AMP	AUDIO	07/09/2008
57	66	AUDIO:SPEAKER AMP	AUDIO	07/09/2008
58	67	AUDIO: JACKS	AUDIO	07/09/2008
59	68	AUDIO: JACK TRANSLATORS	AUDIO	07/09/2008
60	69	DC-In & Battery Connectors	T18_MLB	12/06/2007
61	70	PBus Supply & Battery Charger	M99_MLB	12/10/2007
62	71	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
63	72	5V / 3.3V Power Supply	M99_MLB	01/09/2008
64	73	1.5V DDR3 Supply	M99_MLB	12/13/2007
65	75	1.05V / MCP Core Regulator	M99_MLB	01/08/2008
66	76	CPU VTT Power Supply	M99_MLB	12/14/2007
67	77	Misc Power Supplies	M99_MLB	12/14/2007
68	78	Power Control	PWRSQNC	05/12/2008
69	79	Power FETs	PWRSQNC	05/12/2008
70	80	NV G96 PCI-E	MUXGFX	07/10/2008
71	81	NV G96 Core/FB Power	MUXGFX	07/10/2008
72	82	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
73	84	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
74	85	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
75	86	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
76	87	G96 GPIOs & Straps	MUXGFX	07/09/2008
77	88	NV G96 Video Interfaces	MUXGFX	07/10/2008
78	89	GPU (G84M) Core Supply	M87_MLB	10/17/2007
79	90	LVDS Display Connector	MUXGFX	02/25/2008
80	93	Muxed Graphics Support	MUXGFX	07/10/2008
81	94	DisplayPort Connector	MUXGFX	07/10/2008
82	95	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
83	96	Graphics MUX (GMUX)	MUXGFX	07/10/2008
84	97	LCD BACKLIGHT DRIVER	YITE_M98_MLB	07/02/2008
85	98	LCD Backlight Support	YITE_M98_MLB	07/02/2008
86	99	Misc Power Supplies	MUXGFX	02/01/2008
87	100	CPU/FSB Constraints	MUXGFX	02/18/2008
88	101	Memory Constraints	MUXGFX	02/18/2008
89	102	MCP Constraints 1	MUXGFX	02/18/2008
90	103	MCP Constraints 2	MUXGFX	02/18/2008


Page	(.csa)	Contents	Sync	Date
91	104	Ethernet Constraints	MUXGFX	02/18/2008
92	105	FireWire Constraints	MUXGFX	02/18/2008
93	106	SMC Constraints	MUXGFX	02/18/2008
94	107	GPU (G96) Constraints	MUXGFX	02/18/2008
95	108	Project Specific Constraints	MUXGFX	02/21/2008
96	109	PCB Rule Definitions	M99_MLB	01/22/2008

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7546	1	SCHEM, FIBBO, M98	SCH	CRITICAL	
820-2330	1	PCBF, FIBBO, M98	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Aug 18 01:48:34 2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAFTER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				SCHEM, MBP 15MLB	
				DRAWING NUMBER	REV. A.0.0
				051-7546	SHT 1 OF 96



### System Block Diagram

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	2	96	



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

### Power Block Diagram

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	4	96

### BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9334	PCBA, 2.4GHZ, 256SAM_VRAM, M98	M98_COMMON, EEE_OZA, CPU_2_4GHZ, FB_256_SAMSUNG
630-9335	PCBA, 2.4GHZ, 256HYN_VRAM, M98	M98_COMMON, EEE_OZB, CPU_2_4GHZ, FB_256_HYNIX
630-9336	PCBA, 2.5GHZ, 512SAM_VRAM, M98	M98_COMMON, EEE_OZC, CPU_2_5GHZ, FB_512_SAMSUNG
630-9337	PCBA, 2.5GHZ, 512QIM_VRAM, M98	M98_COMMON, EEE_OZD, CPU_2_5GHZ, FB_512_QIMONDA
630-9585	PCBA, 2.8GHZ, 512SAM_VRAM, M98	M98_COMMON, EEE_2NH, CPU_2_8GHZ, FB_512_SAMSUNG
630-9586	PCBA, 2.8GHZ, 512QIM_VRAM, M98	M98_COMMON, EEE_2NJ, CPU_2_8GHZ, FB_512_QIMONDA

### M98 BOM Groups

BOM GROUP	BOM OPTIONS
M98_COMMON	ALTERNATE, COMMON, M98_COMMON1, M98_COMMON2, M98_COMMON3, M98_DEBUG, M98_PROGPARTS
M98_COMMON1	ONEWIRE_PU, ISL6258A, MEMRESET_HW, MEMRESET_MCP, MCP_B02, MCP_PROD, MCPSEQ_SMC
M98_COMMON2	BKLT_PLL_NOT, BMON_ENG, MIKEY, BOOT_MODE_USER, GPUVID_1P00V, MUXGFX
M98_COMMON3	DPMUX_EN_S0, DP_ESD, EG_PWRSEQ_HW, DP_CA_DET_EG_PLD, MCP_CS1_NO
M98_DEBUG	SMC_DEBUG_YES, XDP, LPCPLUS, VREFMRGN
M98_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FB_512_QIMONDA	VRAM4, VRAM_512_QIMONDA

### Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZA]	CRITICAL	EEE_OZA
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZB]	CRITICAL	EEE_OZB
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZC]	CRITICAL	EEE_OZC
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZD]	CRITICAL	EEE_OZD
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:2NH]	CRITICAL	EEE_2NH
826-4393	1	LBL,P/N LABEL, PCB, 28MM X 6 MM	[EEE:2NJ]	CRITICAL	EEE_2NJ

### Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3639	1	IC, PDC, SLB4N, FRQ, 2.4G, 25W, 1066, M0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3640	1	IC, PDC, SLB4N, FRQ, 2.5G, 35W, 1066, C0, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LF	U8000	CRITICAL	
338S0570	1	IC, RTL8211CL, GIGE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	
338S0523	1	IC, FW643-06, 1394B FWY/OWCI LINK/PCI-E, 12	U4100	CRITICAL	
338S0600	1	IC, GMCP, MCP79-B01, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B01
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341S2289	1	IC, SMC, DEVELOPMENT, M98	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2366	1	IC, EFI ROM, DEVELOPMENT, M98	U6100	CRITICAL	BOOTROM_PROG
341S2272	1	IC, HDCP ROM, NVG96, 8 PIN SOIC, LF, HF	U8770	CRITICAL	HDCP_YES
341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL	
338S0635	1	IC, GMCP, MCP79-B02, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B02
341S2383	1	IC, PSOC +W/USB, 56PIN, MLF, M98	U5701	CRITICAL	TPAD_PROG
337S3641	1	IC, PDC, SLB43, FRQ, 2.8G, 35W, 1066, C0, 6M, BGA	U1000	CRITICAL	CPU_2_8GHZ
333S0482	4	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0481	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0472	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_QIMONDA

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13880603	13880602		ALL	Murate alt to Samsung
353S1681	353S1294		ALL	LM2001, ORAMP, GSW
152S0276	152S0683		ALL	Maplayers alt to Dale/Vashey
341S2367	341S2366		ALL	Macronia alt to SST
152S0876	152S0867		ALL	Maplayers alt to Delta
157S0058	157S0055		ALL	Delta alt to TOR Magnetics
353S2312	353S1466		ALL	INTERISL ALT TO INTERISL
514-0612	514-0607		ALL	FOXLINK RCVR ALT TO FORCON
514-0613	514-0608		ALL	FOXLINK RCVR ALT TO FORCON
152S0915	152S0796		ALL	Maplayers alt to Cypress ISO


### BOM Configuration

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	5		

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



**JTAG Scan Chain**

SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SCALE NONE	SHEET 6	OF 96	REV. A.0.0
	DRAWING NUMBER D 051-7546			

# Functional Test Points

# ICT Test Points


## Fan Connectors

FUNC\_TEST




## LVDS Connectors

FUNC\_TEST




## Speaker Connectors

FUNC\_TEST




## SATA ODD Connectors

FUNC\_TEST




## EXCARD Connector

FUNC\_TEST




## POWER RAILS



## CPU FSB NO\_TESTs


NO\_TEST



## IPD\_FLEX\_CONN



## KEYBOARD CONN



## Functional / ICT Test

SYNC\_MASTER=N/A SYNC\_DATE=N/A


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	7	96




**Power Aliases**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	8	96



### Thermal Module Holes




### Frame Holes




### Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to pagel4.csa




### Bosses for VRAM HS




### CPU signals




### GMUX ALIASES



### AUDIO ALIASES




### ETHERNET ALIASES




### MCP79 PCIe PRSNT# Straps

These need work. Add other PRSNT# straps if needed.



### Digital Ground



### Signal Aliases

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	9	96



LAYOUT NOTE:  
 COMPO, 2 CONNECT WITH ZO=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMPL, 3 CONNECT WITH ZO=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".


PLACE C1000 CLOSE TO CPU\_TEST4  
 PIN. MAKE SURE CPU\_TEST4 IS  
 REFERENCED TO GND

PM\_THRMTRIP#  
 SHOULD CONNECT TO ICH AND  
 GMCH WITHOUT T (NO STUB)

PLACEMENT\_NOTE=Place R1024 near ITP connector (if present)

**CPU FSB**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET 10 OF 96		



(CPU CORE POWER)

=PPVCORE\_S0\_CPU\_# 11 12 46

**Standard Voltage:**

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

**Low Voltage:**

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

**Ultra Low Voltage:**

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

=PP1V05\_S0\_CPU\_# 8 10 13 42

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)



=PP1V5\_S0\_CPU\_# 12

130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N



**CPU Power & Ground**


SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET 11 OF 96		

Current numbers from Merom for Santa Rosa EMTS, doc #22221.


## CPU VCORE HF AND BULK DECOUPLING



## VCCP (CPU I/O) DECOUPLING



## VCCA (CPU AVdd) DECOUPLING



### CPU Decoupling & VID

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT 12 OF 96	
NONE		

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.


## MCP79-specific pinout



← Direction of XDP module  
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)  
SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/08/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 13 OF 96		
NONE			



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP CPU Interface**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 14	OF 96



MCP Memory Interface


SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 15 OF 96		



**MCP Memory Misc**  
 SYNC\_MASTER=T18\_MLB      SYNC\_DATE=06/18/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT OF		
NONE	16 OF 96		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).







Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:  
Okay to float all RGB\_DAC signals.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable:  
Okay to float all TV\_DAC signals.  
Okay to float XTALIN\_TV and XTALOUT\_TV.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
NOTE: 20K pull-down required on DP\_HPD\_DET.  
NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IFPx at 1.8V  
Dual-channel TMDS: Power +VDD\_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.


=DVI\_HPD\_GMUX\_INT:  
Alias to DVI\_HPD for systems using IFP for DVI.  
Alias to GMUX\_INT for systems with GMUX.  
Alias to HPLUG\_DET2 for other systems.  
Pull-down (20k) required in all cases.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Ethernet & Graphics  
SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 18 OF 96		
NONE			



MCP PCI & LPC

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	19	96



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP SATA & USB**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 20 OF 96		
NONE			



**BIOS Boot Select**

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

**BUF\_SIO\_CLK Frequency**

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



**SPI Frequency Select**

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

USER mode: Normal  
 SAFE mode: For ROMSIP recovery  
 Connects to SMC for automatic recovery.


**HDA Output Caps**  
 For EMI Reduction on HDA interface



**MCP HDA & MISC**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
 DRAWING NUMBER: 051-7546  
 REV: A.0.0  
 SCALE: NONE  
 SHEET: 21 OF 96

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



46 24 = PPV05 S0 MCP  
 23065 mA (A01, 1.2V)  
 16996 mA (A01, 1.0V)

= PP1V05 S0 MCP FSB \* 14 24  
 1139 mA 1182 mA (A01)

26 21 PP3V3 G3 RTC  
 10 uA (G3)  
 80 uA (S0)

+VTT\_CPUCLK AG32 43 mA

+3.3V\_1 AD10  
 +3.3V\_2 AE8  
 +3.3V\_3 AB10  
 +3.3V\_4 AD9  
 +3.3V\_5 Y10  
 +3.3V\_6 AB11  
 +3.3V\_7 AA8  
 +3.3V\_8 Y9

+3.3V\_DUAL1 G18  
 +3.3V\_DUAL2 H19  
 +3.3V\_DUAL3 J20  
 +3.3V\_DUAL4 K20

+3.3V\_DUAL\_USB1 G26  
 +3.3V\_DUAL\_USB2 H27  
 +3.3V\_DUAL\_USB3 J28  
 +3.3V\_DUAL\_USB4 K28

= PP1V05 S5 MCP VDD\_AUXC \* 24  
 +VDD\_AUXC1 T21  
 +VDD\_AUXC2 U21  
 +VDD\_AUXC3 V21  
 105 mA (A01)

**MCP Power & Ground**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	22	96	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

### 3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.



MCP79 A01 Silicon Support  
SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/31/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	23		96

8

7

6


5

4

3

2

1



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP Standard Decoupling**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008

**NOTICE OF PROPRIETARY PROPERTY**







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	24	96




WF: Checklist says 0-ohm resistor placeholder for ferrite bead.  
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
 Apple: 1x 2.2uF 0402 (2.2 uF)



TP MCP RGB RED	==	NC MCP RGB RED
TP MCP RGB GREEN	==	NC MCP RGB GREEN
TP MCP RGB BLUE	==	NC MCP RGB BLUE
TP MCP RGB HSYNC	==	NC MCP RGB HSYNC
TP MCP RGB VSYNC	==	NC MCP RGB VSYNC
CRT IG R C PR	==	NC CRT IG R C PR
CRT IG G Y Y	==	NC CRT IG G Y Y
CRT IG B COMP PB	==	NC CRT IG B COMP PB
CRT IG HSYNC	==	NC CRT IG HSYNC
CRT IG VSYNC	==	NC CRT IG VSYNC
TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET
TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF
MCP TV DAC RSET	==	NC MCP TV DAC RSET
MCP TV DAC VREF	==	NC MCP TV DAC VREF
MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN
MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT

### HDCP ROM

WF: Open question on which package option(s) nVidia can support.



### MCP Graphics Support

SYNC\_MASTER=AMASON\_M98\_MLB SYNC\_DATE=06/18/2008

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	25	96


### RTC Power Sources




### RTC Crystal



### MCP 25MHz Crystal




### MCP S0 PWRGD & CPU\_VLD





MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.  
 MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.  
 SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).  
 NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.


### Platform Reset Connections LPC Reset (Unbuffered)



### PCIE Reset (Unbuffered)



### Reset Button



### SB Misc

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/17/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 26 OF 96		
NONE			

# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF			FRAME BUFFER VREF	
	A	B	A	B	A	B	A	B	C	D	C	D	
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x87	0x87	0x55	0xFF	0xFF	0xFF	
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA	-59.04 mA	-59.04 mA	
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA	51.15 mA	51.15 mA	
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V	1.248 V	1.248 V	
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V	1.042 V	1.042 V	
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V	1.426 V	1.426 V	
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV	1.5 mV	1.5 mV	

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM, 0,5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM, 0,5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM, 0,5%, 0402, SM, LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM, 0,5%, 0402, SM, LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	27	96




Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PPOV75\_S0\_MEM\_VTT\_B  
 - =PPOV75\_S3\_MEM\_VREFDQ\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMM\_SCL  
 - =I2C\_SODIMM\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYNC\_MASTER=DDR SYNC\_DATE=07/22/2004

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	29	96	










# AIRPORT


# ALS CAMERA

# BLUETOOTH

CRITICAL  
518S0610  
J3401  
20347-325E-12  
F-RT-SM




# EXPRESSCARD/34 FLEX CONNECTOR



**ExpressCard Connector**  
 SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	32	96	





=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PPIV05\_ENET\_PHY.  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PP3V3\_ENET\_PHY\_VDDREG.  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT.  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET\_RESET\_L is not asserted when WOL is active.  
 Hence, RC (R3725 and C3725) are made NOSTUFF.

Reserved for EMI  
 per RealTek request.

**Configuration Settings:**  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)


**Ethernet PHY (RTL8211CL)**  
 SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 33 OF 96		
NONE			


### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 3.3V ENET FET

@ 2.5V Vgs: CRITICAL  
 Rds(on) = 90mOhm max Q3810  
 I(max) = 1.7A (85C) NTR4101P  
 SOT-23-HF



MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.


### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



PLACEMENT\_NOTE=Place close to U1400

### Ethernet & AirPort Support

SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	34	96	

# Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## Ethernet Connector

SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	35	96




# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU

## FireWire Port Power Switch



## Late-VG Event Detection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
740S0080	1	LITTLEFUSE, 1.5A RESETTABLE 24V	F4260	CRITICAL	

### FireWire Port Power

SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	37	96

# Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT1  
 - =PP3V3\_FW\_LATEVG

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



# FireWire PHY Config Straps

Configures PHY for:  
 - 1-port Portable Power Class (0)  
 - Port "1" Bilingual (1394B)




# Termination


Place close to FireWire PHY



# "Snapback" & "Late VG" Protection



# Late-VG Protection Power



**FireWire Ports**

SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	38	96	


### ODD Power Control



### SATA ODD Port




### SATA HDD Port



**SATA Connectors**  
 SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 39 OF 96		
NONE			



Port Power Switch

Left USB Port A

USB/SMC Debug Mux


Left USB Port B

External USB Connectors

SYNC\_MASTER=AMASON\_M98\_MLB SYNC\_DATE=07/02/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	40	96





Front Flex Support

SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 41 OF 96		
NONE			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B


A

D

C

B

A



**SMC**

SYNC\_MASTER=T18\_MLB      SYNC\_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 42	OF 96

**SMC\_PB3:**  
 SMC\_IG\_THROTTLE\_L for MG systems.  
 Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)




### LPC+SPI Connector



### Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




### MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


### MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




### SPI Frequency Clamp

ENSURES MCP79 SPI\_DO OR SPI\_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



### SPI MUX BYPASS



### LPC+SPI Debug Connector

SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	44	96



**M98 SMBus Connections**  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	45		96

D

D

C

C


B

B


A

A


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter



PBUS Voltage Sense & Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




Monitors battery discharge current from battery to PBUS

INA213 has gain of 50V/V

DCIN Current Sense Filter




CPU VCore High Side Current Sensor



Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388

CPU VCore Load Side Current Sense / Filter





Current & Voltage Sensing		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	46 OF 96


MCP VCore Current Sense

GPU VCore Current Sense




MCP MEM VDD Current Sense

GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410




GPU 1.8V Current Sense

OPA2333s for proto are placeholders for OPA2330



MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense





Current Sensing		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	47 OF 96

# CPU Proximity/CPU Die/Right Fin Stack

# Battery Charger Proximity




# MCP Proximity/MCP Die/Right Heat Pipe



Note: EMC1403 can perform Beta Compensation for External Diode 1 only


# GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	48	96	





**Fan Connectors**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 49 OF 96	

# PSOC USB CONTROLLER

USB INTERFACES TO MLTRACKPAD PICK BUTTONS  
SPI HOST TO Z2 KEYBOARD SCANNER




U5701 CHIP DECOUPLING  
PLACE C5701, C5702 & C5703 CLOSE TO U5701VDD PIN 22  
PLACE C5704, C5705 & C5706 CLOSE TO U5701VDD PIN 49


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.2555 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

## PSOC PROGRAMMING CONNECTOR


TEST POINTS ARE FOR ON BOARD PROGRAMMING




## ISOLATION CIRCUIT




## TPAD BUTTONS DISABLE



## KEYBOARD CONNECTOR



## SMC\_MANUAL\_RESET LOGIC




**WELLSPRING 1**  
 SYNC\_MASTER=AMASON\_M33N1L DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 50 OF 96		
NONE			

# BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:  
 - POWER CONSUMPTION  
 - DROOP LINE REGULATION  
 - RIPPLE TO MEET ERS  
 - 100-300 KHZ CLEAN SPECTRUM  
 - STARTUP TIME LESS THAN 2MS  
 - R5812,R5813,C5818 MODIFIED




# IPD FLEX CONNECTOR



# 3V3 LDO FOR IPD



# Keyboard LED Driver




To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH= keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 R5853 ALWAYS PRESENT

# KBD BACKLIGHT CONNECTOR

**WELLSPRING 2**  
 SYNC\_MASTER=PWRSONC SYNC\_DATE=05/12/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	51		





MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

**SPI ROM**

SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	53	96	



Pseudo-Diff Line-In Filter  
 GAIN = -5.4DB AV = 0.52  
 FC = 1.8 HZ




**AUDIO: LINE IN**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 55 OF 96		
NONE			

# Headphone Amplifier (MAX9724A)

## APN:353S1637



1st Order DAC Filter  
 HP:3.52 HZ LP:34 KHZ  
 VOLTAGE GAIN:1.53



**AUDIO: HEADPHONE AMP**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHT 56	OF 96






2X MONO SPEAKER AMPLIFIERS (LM48310)

APN: 353S1901


GAIN = 12DB

79Hz < FC (L&R) < 93Hz

53Hz < FC (SUB) < 62Hz




SPEAKER CHECKPOINTS




**AUDIO: SPEAKER AMP**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 57 OF 96		
NONE			

AUDIO JACK 1 LO/HP JACK, SPDIF TX




RETURN FOR HF NOISE



AUDIO JACK 2 LINE IN JACK, SPDIF RX


MIC CONNECTOR

APN: 518S0520




SPEAKER CONNECTOR

APN: 518S0519



APN: 518S0521



**AUDIO: JACKS**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET		OF
NONE	58		96


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER (OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X0C (12)	0X02 (2)	0X0C (12)	0X14 (20,D)	GPIO_0	0X14 (20,D)
SATELLITES	0X0D (13)	0X03 (3)	0X0D (13)	0X18 (24,B)	VREF_B (100%)	N/A
SUB	0X0F (15)	0X05 (05)	0X0F (15)	0X1A (26,C)	VREF_B (100%)	N/A
SPDIF OUT	N/A	0X06 (6)		0x1E (SPDIF OUT)	N/A	0X16 (22,G)



CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER (INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X15 (21,A)	VREF_A (50%)	0X15 (21,A)
SPDIF IN	N/A	0X0A (10)	0x1F (SPDIF IN)	N/A	N/A
BUILT-IN MIC	0X24 (36)	0X07 (7)	0X19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	0X24 (36)	0X07 (7)	0X1B (27,E)	MIKEY	MIKEY


PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)



LINE\_IN AMP SHUTDOWN CONTROL




PORT E (HEADSET MIC)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6883	MIKEY
131S1513	1	15PF 5% 0402 CAPACITOR	C6884	MIKEY
132S0045	1	100PF 10% 0402 CAPACITOR	C6885	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6883	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6884	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6885	NOMIKEY

PORT F (BUILT-IN MIC)



AUDIO: JACK TRANSLATORS


SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	59		






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, 1	U7000	CRITICAL	2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
  - Added Q7056, C7058, R7055, R7056..
  - U7000 Thermal Pad is now connected to GND, not through XW.
  - Q7060 and Q7065 changed to 376S0667.
  - Q7055 and Q7056 changed to 376S0666.

PBus Supply & Battery Charger  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-7546 REV.: A.0.0
	SCALE: NONE SHEET: 61 OF 96



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU


### IMVP6 CPU VCore Regulator

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET	OF	
NONE	62	96	



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0651	376S0668		ALL	NOT PERMITTED - ASSIGNED TO BULK
376S0652	376S0669		ALL	NOT PERMITTED - ASSIGNED TO BULK
15230778	15230693		ALL	4-Term Inductor Option authorized by M99

- M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
  2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
  3. U7200 changed to 353S2087.
  4. Added R7200, R7220, R7221, R7260, R7261, C7201.

**5V / 3.3V Power Supply**

SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/09/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	63	96	

8 7 6 5 4 3 2 1



### 1.5V DDR3 Supply


SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/13/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	64	96	






MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES,MTL FILM,1/16W,48.7K,1,0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES,MTL FILM,1/16W,76.8K,1,0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES,MTL FILM,1/16W,523K,1,0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES,MTL FILM,1/16W,267K,1,0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES,MTL FILM,1/16W,130K,1,0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1,0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1,0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1,0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1,0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7582		MCP_A01Q

VID<2:0>	Rev A01 Voltage	Production Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

1.05V / MCP Core Regulator  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/08/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




M99 differences from last sync on 12/03/07 to T18 MLB:  
 1. Tied THERMAL\_PAD to PGND. GND and THERMAL\_PAD disconnected.

**CPU VTT Power Supply**  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/14/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	66	96	


# 1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature




# 1.8V S0 Switcher

INPUT RAIL IS 3.3V S0



# MCP 1.05V AUXC Supply



## Misc Power Supplies

SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/14/2007

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	67	96




### 3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS (ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

### 3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS (ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

### 1.05V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS (ON)	5 mOhm @4.5V
LOADING	2.1 A (EDP)

### 3.3V GPU FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS (ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG


### MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nVidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM\_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM\_VTT\_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

### 1.5V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS (ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS (ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

**Power FETs**  
 SYNC\_MASTER=PWRSONC SYNC\_DATE=05/12/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	69	96	

Page Notes

Power aliases required by this page:  
 - =PP1V2\_GPU\_PEX\_PLLXVDD  
 - =PP1V2\_GPU\_PEX\_IOVDDQ  
 - =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

=PP1V1\_GPU\_PEX\_PLLXVDD  
 =PP1V1\_GPU\_PEX\_IOVDDQ  
 =PP1V1\_GPU\_PEX\_IOVDD

PEX 1.1V Current = 2A

250mA





1500mA

180mA

PP1V1\_GPU\_PEX\_PLLXVDD F  
 MIN\_LINE\_WIDTH=0.25 mm  
 MIN\_NECK\_WIDTH=0.25 mm  
 VOLTAGE=1.1V

L8015  
 10NH-600MA

C8017 0.1uF  
 C8016 4.7uF  
 C8015 4.7uF



NV G96 PCI-E  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	70 OF 96

Page Notes

Power aliases required by this page:  
 - =PPVCORE\_GPU  
 - =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NV G96 Core/FB Power  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	71	96	

Page Notes

Power aliases required by this page:
- =PP1V2\_GPU\_FBPLLAVDD
- =PP1V8\_GPU\_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA


SYMBOL 3 OF 9



PLACEMENT\_NOTE=Place close to U8000

U8000
NB9P-GS
BGA

SYMBOL 4 OF 9



PLACEMENT\_NOTE=Place close to U8000

NV G96 Frame Buffer I/F
SYNC\_MASTER=MUXGFX
SYNC\_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART NUMBER. Values include D, 051-7546, A.0.0, NONE, 72, OF, 96.



APPLE INC.




# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREFA

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



## GDDR3 Frame Buffer A (Top)


SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VREF\_B  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
VRAM4



GDDR3 Frame Buffer B (Top)

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET	OF	
NONE	74	96	

Page Notes

Power aliases required by this page:


- =PP3V3\_GPU\_VDD33
- =PP3V3\_GPU\_MIO
- =PP1V2\_GPU\_PLLVDD
- =PP1V2\_GPU\_H\_PLLVDD
- =PP1V2\_GPU\_VID\_PLLVDD

Signal aliases required by this page:


- (NONE)

BOM options provided by this page:

- (NONE)



NV G96 GPIO/MIO/Misc  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Renamed signals      Unused signals


75 GPU_XTALOUT	== GPU_XTALOUT	75 NC_GPU_SPDIF	== GPU_SPDIF
94 GPU_CLK27M	== GPU_XTALIN	NC_CPU_HDA_SDI	== GPU_HDA_SDI
94 GPU_CLK27M_SS	== GPU_XTALSSIN	NC_CPU_HDA_SDO	== GPU_HDA_SDO
95 GPU_TDIODE_P	== GPU_THERMD_P	NC_CPU_HDA_SYNC	== GPU_HDA_SYNC
95 GPU_TDIODE_N	== GPU_THERMD_N	NC_CPU_HDA_BCLK	== GPU_HDA_BCLK
80 LVDS_EG_DDC_CLK	== GPU_I2CA_SCL	NC_CPU_HDA_RST_L	== GPU_HDA_RST_L
80 LVDS_EG_DDC_DATA	== GPU_I2CA_SDA	NC_FBA_MA<13>	== FB_A_MA<13>
80 DP_EG_DDC_CLK	== GPU_I2CB_SCL	NC_FBA_MA<13>	== FB_B_MA<13>
80 DP_EG_DDC_DATA	== GPU_I2CB_SDA	NC_FBA_CMD28	== TP_FBA_CMD28
		NC_FBC_CMD28	== TP_FBC_CMD28
		NC_FBA_CMD29	== TP_FBA_CMD29
		NC_FBC_CMD29	== TP_FBC_CMD29
		NC_FBA_CMD30	== TP_FBA_CMD30
		NC_FBC_CMD30	== TP_FBC_CMD30
		NC_GPU_ROM_CS_L	== GPU_ROM_CS_L
		NC_FB_A_CS1_L	== FB_A_CS1_L
		NC_FB_B_CS1_L	== FB_B_CS1_L
		TP_LVDS_EG_B_CLK_P	== LVDS_EG_B_CLK_P
		TP_LVDS_EG_B_CLK_N	== LVDS_EG_B_CLK_N
		NC_LVDS_EG_A_DATA_P<3>	== LVDS_EG_A_DATA_P<3>
		NC_LVDS_EG_A_DATA_N<3>	== LVDS_EG_A_DATA_N<3>
		NC_LVDS_EG_B_DATA_P<3>	== LVDS_EG_B_DATA_P<3>
		NC_LVDS_EG_B_DATA_N<3>	== LVDS_EG_B_DATA_N<3>

Unused I2C Buses

NC_GPU_I2CC_SCL	== GPU_I2CC_SCL
NC_GPU_I2CC_SDA	== GPU_I2CC_SDA
NC_GPU_I2CD_SCL	== GPU_I2CD_SCL
NC_GPU_I2CD_SDA	== GPU_I2CD_SDA
NC_GPU_I2CE_SCL	== GPU_I2CE_SCL
NC_GPU_I2CE_SDA	== GPU_I2CE_SDA
NC_GPU_I2CH_SCL	== GPU_I2CH_SCL
NC_GPU_I2CH_SDA	== GPU_I2CH_SDA

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)

Config Straps




Physical Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]


Strap S1/S2 Bit[3:0]	PU/PD Rval	Strap S1/S2 Bit[3:0]	PU/PD Rval
0 0000	PD 5k	8 1000	PU 5k
1 0001	PD 10k	9 1001	PU 10k
2 0010	PD 15k	A 1010	PU 15k
3 0011	PD 20k	B 1011	PU 20k
4 0100	PD 25k	C 1100	PU 25k
5 0101	PD 30k	D 1101	PU 30k
6 0110	PD 35k	E 1110	PU 35k
7 0111	PD 45k	F 1111	PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11450378	1	RES,MTL FILM,1/16W,45.3K,1,0402,SMD,LF	R8708		VRAM_512_SAMSUNG
11450361	1	RES,MTL FILM,1/16W,30.1K,1,0402,SMD,LF	R8708		VRAM_512_QIMONDA
11450343	1	RES,MTL FILM,1/16W,20.0K,1,0402,SMD,LF	R8708		VRAM_256_SAMSUNG
11450331	1	RES,MTL FILM,1/16W,15.0K,1,0402,SMD,LF	R8708		VRAM_256_HYNIX
11450378	1	RES,MTL FILM,1/16W,45.3K,1,0402,SMD,LF	R8707		VRAM_1024_SAMSUNG
11450361	1	RES,MTL FILM,1/16W,30.1K,1,0402,SMD,LF	R8707		VRAM_1024_QIMONDA


GPU 27MHz Crystal



Unused Clocks



Isolation FETs for DP MUX inputs



G96 GPIOs & Straps

SYNC\_MASTER=MUXGFX      SYNC\_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	76 OF 96

Page Notes

Power aliases required by this page:  
 - =PP1V8\_GPU\_IPFX  
 - =PP3V3\_GPU\_IPFCD\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Sum of peak currents: 240mA




=PP1V8\_GPU\_IPFX

=PP1V1\_GPU\_IPFCD\_IOVDD

=PP1V1\_GPU\_IPPEF\_IOVDD\_E

=PP1V8\_GPU\_IPPEF\_PLLVDD\_F

Power inputs must be pulled down if not used



NV G96 Video Interfaces

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	77	96	

# GPU VCore Regulator



## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	M98		-
1	1	1	0	0.92700V	-	M98	-
1	0	1	1	1.00425V	-	-	M98

Other VID states may not be valid

## M98 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1


## GPU (G84M) Core Supply

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	78	96



### LCD (LVDS) INTERFACE

100K pull-ups are for no-panel case (development). Panel has 2K pull-ups

Place close to the connector

Place close to the connector

518S0651

**LVDS Display Connector**

SYNC\_MASTER=MUXGFX      SYNC\_DATE=02/25/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 79 OF 96		
NONE			


# LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT\_NOTE=Place at U9200 (All 24 resistors)



# DisplayPort Mux



# LVDS DDC MUX



## Muxed Graphics Support

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	80	96




# Port Power Switch



**DisplayPort Connector**  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 81 OF 96		
NONE			




**1.1V / 1V8 FB Power Supply**

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 82 OF 96		
NONE			



**LVDS Receiver Termination**

PLACEMENT\_NOTE=Place at U9200(All 14 resistors)

LVDS IG A CLK P	R9650	100	1	2	1%	1/16W	MF-LF	402	LVDS IG A CLK N	R9650	100	1	2	1%	1/16W	MF-LF	402
LVDS IG A DATA P<0>	R9651	100	1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<0>	R9651	100	1	2	1%	1/16W	MF-LF	402
LVDS IG A DATA P<1>	R9652	100	1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<1>	R9652	100	1	2	1%	1/16W	MF-LF	402
LVDS IG A DATA P<2>	R9653	100	1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<2>	R9653	100	1	2	1%	1/16W	MF-LF	402
LVDS IG B DATA P<0>	R9654	100	1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<0>	R9654	100	1	2	1%	1/16W	MF-LF	402
LVDS IG B DATA P<1>	R9655	100	1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<1>	R9655	100	1	2	1%	1/16W	MF-LF	402
LVDS IG B DATA P<2>	R9656	100	1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<2>	R9656	100	1	2	1%	1/16W	MF-LF	402



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S0027	1	IC,XP2-8,-HF,CPLD,BLANK	U9600	CRITICAL	GMUX_8K_BLANK
341S2350	1	IC,CPLD,LATTICE,132CSBGA,M98	U9600	CRITICAL	GMUX_PROG

**Graphics MUX (GMUX)**

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**PM\_SLP\_S3\_L Isolation**




**GMUX\_JTAG\_TCK Inversion**



(Tie/strap low if EGPU doesn't provide CLKREQ\_L output, provide pullup to GPU rail if using CLKREQ\_L output from EGPU)


\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.



LCD BACKLIGHT DRIVER  
 SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	84	96	

\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT



MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

**LCD Backlight Support**

SYNC\_MASTER=YITE\_M98\_MLB      SYNC\_DATE=07/02/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT 85 OF 96		
NONE			

# 2.5V/1.2V S3 Switcher



Misc Power Supplies  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=02/01/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	86		96

## FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTBS#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

## MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

## FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

## CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REO L<4..0>	7 10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L	9 10 14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 62
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 14 43
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_EPROM_SB	CPU_50S	CPU_AGTL	CPU EPROM_SB	10 14
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 62
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_IERR_L	CPU_50S		CPU IERR L	10
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 62
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	62
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13
	CPU_50S	CPU_SMI	CPU VID<6..0>	9 11
	CPU_50S	CPU_SMI	IMVP6 VID<6..0>	9 62
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 62
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 62
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	62
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	62

## CPU/FSB Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	87	96

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\_\*-style wildcards!

### DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

### DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

### MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0> 15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0> 15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0> 15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0> 15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0> 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L 15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56> 15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0> 15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1> 15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2> 15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3> 15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4> 15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5> 15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6> 15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0> 15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1> 15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2> 15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3> 15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4> 15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5> 15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6> 15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7> 15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0> 15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0> 15 28
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0> 15 28
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0> 15 28
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0> 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L 15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56> 15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0> 15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1> 15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2> 15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3> 15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4> 15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5> 15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6> 15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0> 15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1> 15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2> 15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3> 15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4> 15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5> 15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6> 15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7> 15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7> 15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

#### Memory Constraints

SYNC\_MASTER=MUXGFX      SYNC\_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	88	96



## PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

## Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
  - 50-ohm from first to second termination resistor.
  - 75-ohm from output of three-pole filter to connector (if possible).
- R/G/B signals should be matched as close as possible and < 10 inches.  
SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.1 & 2.5.2.

## Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ECIE_90D	ECIE	PEG R2D P<15..0>	70
	ECIE_90D	ECIE	PEG R2D N<15..0>	70
	ECIE_90D	ECIE	PEG R2D C P<15..0>	9 70
	ECIE_90D	ECIE	PEG R2D C N<15..0>	9 70
	ECIE_90D	ECIE	PEG D2R P<15..0>	9 70
	ECIE_90D	ECIE	PEG D2R N<15..0>	9 70
	ECIE_90D	ECIE	PEG D2R C P<15..0>	70
	ECIE_90D	ECIE	PEG D2R C N<15..0>	70
	ECIE_90D	ECIE	PCIE MINI R2D P	31 95
	ECIE_90D	ECIE	PCIE MINI R2D N	31 95
	ECIE_90D	ECIE	PCIE MINI R2D C P	17 31
	ECIE_90D	ECIE	PCIE MINI R2D C N	17 31
	ECIE_90D	ECIE	PCIE MINI D2R P	17 31
	ECIE_90D	ECIE	PCIE MINI D2R N	17 31
	ECIE_90D	ECIE	PCIE FW R2D P	36
	ECIE_90D	ECIE	PCIE FW R2D N	36
	ECIE_90D	ECIE	PCIE FW R2D C P	17 36
	ECIE_90D	ECIE	PCIE FW R2D C N	17 36
	ECIE_90D	ECIE	PCIE FW D2R P	17 36
	ECIE_90D	ECIE	PCIE FW D2R N	17 36
	ECIE_90D	ECIE	PCIE FW D2R C P	36
	ECIE_90D	ECIE	PCIE FW D2R C N	36
	ECIE_90D	ECIE	PCIE EXCARD R2D P	7 32 95
	ECIE_90D	ECIE	PCIE EXCARD R2D N	7 32 95
	ECIE_90D	ECIE	PCIE EXCARD R2D C P	17 32
	ECIE_90D	ECIE	PCIE EXCARD R2D C N	17 32
	ECIE_90D	ECIE	PCIE EXCARD D2R P	7 17 32
	ECIE_90D	ECIE	PCIE EXCARD D2R N	7 17 32
	CLK_ECIE_100D	CLK_ECIE	PEG CLK100M P	17 70
	CLK_ECIE_100D	CLK_ECIE	PEG CLK100M N	17 70
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M MINI P	17 31
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M MINI N	17 31
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M FW P	17 36
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M FW N	17 36
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M EXCARD P	17 32
	CLK_ECIE_100D	CLK_ECIE	PCIE CLK100M EXCARD N	17 32
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
	CRT_50S	CRT	CRT IG R C PR	18 25
	CRT_50S	CRT	CRT IG G Y Y	18 25
	CRT_50S	CRT	CRT IG B COMP PB	18 25
	CRT_50S	CRT_SYNC	CRT IG HSYNC	18 25
	CRT_50S	CRT_SYNC	CRT IG VSYNC	18 25
	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC RSET	18 25
	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC VREF	18 25
	DP_100D	DISPLAYPORT	TMDS IG TXC P	
	DP_100D	DISPLAYPORT	TMDS IG TXC N	
	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>	
	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>	
	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	9 80
	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	9 80
	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 80
	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 80
	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI RSET	18 25
	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI VPROBE	18 25
	LVDS_100D	LVDS	LVDS IG A CLK P	18 83
	LVDS_100D	LVDS	LVDS IG A CLK N	18 83
	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	18 83
	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	18 83
	LVDS_100D	LVDS	LVDS IG A DATA P<3>	9 18
	LVDS_100D	LVDS	LVDS IG A DATA N<3>	9 18
	LVDS_100D	LVDS	LVDS IG B CLK P	9 18
	LVDS_100D	LVDS	LVDS IG B CLK N	9 18
	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	18 83
	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	18 83
	LVDS_100D	LVDS	LVDS IG B DATA P<3>	9 18
	LVDS_100D	LVDS	LVDS IG B DATA N<3>	9 18
	MCP_DV_COMP	MCP_DV_COMP	MCP IFPAB RSET	18 25
	MCP_DV_COMP	MCP_DV_COMP	MCP IFPAB VPROBE	18 25
	SATA_100D	SATA	SATA HDD R2D C P	20 39
	SATA_100D	SATA	SATA HDD R2D C N	20 39
	SATA_100D	SATA	SATA HDD R2D P	39
	SATA_100D	SATA	SATA HDD R2D N	39
	SATA_100D	SATA	SATA HDD D2R P	20 39
	SATA_100D	SATA	SATA HDD D2R N	20 39
	SATA_100D	SATA	SATA HDD D2R C P	39
	SATA_100D	SATA	SATA HDD D2R C N	39
	SATA_100D	SATA	SATA ODD R2D C P	20 39
	SATA_100D	SATA	SATA ODD R2D C N	20 39
	SATA_100D	SATA	SATA ODD R2D P	7 39
	SATA_100D	SATA	SATA ODD R2D N	7 39
	SATA_100D	SATA	SATA ODD D2R P	20 39
	SATA_100D	SATA	SATA ODD D2R N	20 39
	SATA_100D	SATA	SATA ODD D2R C P	7 39
	SATA_100D	SATA	SATA ODD D2R C N	7 39
	SATA_TERM	SATA_TERM	MCP SATA TERM	20

## MCP Constraints 1

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	89	96

## PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
PCI_AD	PCI_55S	PCI	PCI AD<23..8>	13 19
PCI_AD24	PCI_55S	PCI	PCI AD<24>	13 19
PCI_AD	PCI_55S	PCI	PCI AD<31..25>	13 19
PCI_AD	PCI_55S	PCI	PCI PAR	13 19
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	13 19
PCI_CNTL	PCI_55S	PCI	PCI IRDY L	13 19
PCI_CNTL	PCI_55S	PCI	PCI DEVSEL L	13 19
PCI_CNTL	PCI_55S	PCI	PCI PERR L	13 19
PCI_CNTL	PCI_55S	PCI	PCI SERR L	13 19
PCI_CNTL	PCI_55S	PCI	PCI STOP L	13 19
PCI_CNTL	PCI_55S	PCI	PCI TRDY L	13 19
PCI_CNTL	PCI_55S	PCI	PCI FRAME L	13 19
PCI_REQ0_L	PCI_55S	PCI	PCI REQ0 L	13 19
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1 L	13 19
PCI_GNT0_L	PCI_55S	PCI	PCI GNT0 L	13 19
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1 L	13 19
PCI_INTW_L	PCI_55S	PCI	PCI INTW L	13 19
PCI_INTX_L	PCI_55S	PCI	PCI INTX L	13 19
PCI_INTY_L	PCI_55S	PCI	PCI INTY L	13 19
PCI_INTZ_L	PCI_55S	PCI	PCI INTZ L	13 19
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP R	19
CLK_PCI_55S	CLK_PCI_55S	CLK_PCI	PCI CLK33M MCP	19
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	19 42 44 83
LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	19 42 44 83
LPC_RESET_L	LPC_55S	LPC	LPC RESET L	19 26 83
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	19 26
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	26 42
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB EXTN P	20 40
USB_EXTN	USB_90D	USB	USB EXTN N	20 40
USB_EXTN	USB_90D	USB	USB EXTN MUXED P	20 40
USB_EXTN	USB_90D	USB	USB EXTN MUXED N	20 40
USB_MINI	USB_90D	USB	USB MINI P	9 20
USB_MINI	USB_90D	USB	USB MINI N	9 20
USB_EXTD	USB_90D	USB	USB EXT D P	9 20
USB_EXTD	USB_90D	USB	USB EXT D N	9 20
USB_CAMERA	USB_90D	USB	USB CAMERA P	9 20 31
USB_CAMERA	USB_90D	USB	USB CAMERA N	9 20 31
USB_BT	USB_90D	USB	USB BT P	20 31
USB_BT	USB_90D	USB	USB BT N	20 31
USB_TPAD	USB_90D	USB	USB T PAD P	20 50
USB_TPAD	USB_90D	USB	USB T PAD N	20 50
USB_IR	USB_90D	USB	USB IR P	20 41
USB_IR	USB_90D	USB	USB IR N	20 41
USB_EXTB	USB_90D	USB	USB EXT B P	20 40
USB_EXTB	USB_90D	USB	USB EXT B N	20 40
USB_EXCARD	USB_90D	USB	USB EXCARD P	20 32
USB_EXCARD	USB_90D	USB	USB EXCARD N	20 32
USB_EXTC	USB_90D	USB	USB EXTC P	9 20
USB_EXTC	USB_90D	USB	USB EXTC N	9 20
MCP_USB_RBIA5	MCP_USB_RBIA5		MCP USB RBIA5 GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	7 13 21 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	7 13 21 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS MCP 1 CLK	21 45
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS MCP 1 DATA	21 45
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	9 21
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK R	21
HDA_SYNC	HDA_55S	HDA	HDA SYNC	21 54
HDA_SYNC	HDA_55S	HDA	HDA SYNC R	21
HDA_RST_L	HDA_55S	HDA	HDA RST R L	21
HDA_RST_L	HDA_55S	HDA	HDA RST L	21 54
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	21 54
HDA_SDIN0	HDA_55S	HDA	HDA SDIN CODEC	21 54
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	21 54
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP HDA PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	21 26
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	26 42
SPI_CLK	SPI_55S	SPI	SPI CLK R	21 44
SPI_CLK	SPI_55S	SPI	SPI CLK	44 53
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	21 44
SPI_MOSI	SPI_55S	SPI	SPI MOSI	44 53
SPI_MISO	SPI_55S	SPI	SPI MISO	21 44
SPI_MISO	SPI_55S	SPI	SPI MISO R	53
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	21 44
SPI_CS0	SPI_55S	SPI	SPI CS0 L	21 44

## MCP Constraints 2

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	90	96

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0_R 18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L 18 33
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO 18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L 18 33
	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK R 33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK 18 33
	ENET_MII_55S	ENET_MII	ENET RXD R<3..0> 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0> 18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1> 18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX_CTRL 18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_TXCLK 18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX_CTRL 18 33
	ENET_MII_55S	ENET_MII	ENET RESET L 18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0> 33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0> 33 35

Ethernet Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	91	96

8

7

6

5

4

3

2

1

### FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P		36 38
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N		36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P		36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N		36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P		36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N		36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P		36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N		36 38
Port 2 Not Used					

D

D

C

C

B

B

A

A

### FireWire Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2004

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	92	96

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 7 45
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 7 45
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 45
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 45
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 45
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 45
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 45
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 45
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 45

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
CHGR_CSI	IT01_DIFFPAIR		CHGR_CSI_P 61
	IT01_DIFFPAIR		CHGR_CSI_N 61
CHGR_CSO	IT01_DIFFPAIR		CHGR_CSO_P 61
	IT01_DIFFPAIR		CHGR_CSO_N 61

D

D

C

C

B

B

A

A

### SMC Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	93		96

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:  
Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100D	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100D	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100D	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100D	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P	gddr3_80d	gddr3_clk	FB A CLK P<0>
FB_A_CLK_P	gddr3_80d	gddr3_clk	FB A CLK N<0>
FB_A_CLK_P	gddr3_80d	gddr3_clk	FB A CLK P<1>
FB_A_CLK_P	gddr3_80d	gddr3_clk	FB A CLK N<1>
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A MA<1..0>
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A MA<12..6>
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A BA<2..0>
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A RAS L
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A CAS L
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A WE L
FB_A_CMD_EN	gddr3_40R55SE	gddr3_cmd	FB A CKE
FB_A_CMD	gddr3_40R55SE	gddr3_cmd	FB A CS0 L
FB_A_CMD_EN	gddr3_40R55SE	gddr3_cmd	FB A DRAM RST
FB_A_CMD	gddr3_40SE	gddr3_cmd	FB A LMA<5..2>
FB_A_CMD	gddr3_40SE	gddr3_cmd	FB A UMA<5..2>
FB_A_DQS0	gddr3_40SE	gddr3_dqs	FB A WDQS<0>
FB_A_DQS1	gddr3_40SE	gddr3_dqs	FB A WDQS<1>
FB_A_DQS2	gddr3_40SE	gddr3_dqs	FB A WDQS<2>
FB_A_DQS3	gddr3_40SE	gddr3_dqs	FB A WDQS<3>
FB_A_RDQS0	gddr3_40SE	gddr3_dqs	FB A RDQS<0>
FB_A_RDQS1	gddr3_40SE	gddr3_dqs	FB A RDQS<1>
FB_A_RDQS2	gddr3_40SE	gddr3_dqs	FB A RDQS<2>
FB_A_RDQS3	gddr3_40SE	gddr3_dqs	FB A RDQS<3>
FB_A_DQ_BYTE0	gddr3_40SE	gddr3_data	FB A DQ<7..0>
FB_A_DQ_BYTE1	gddr3_40SE	gddr3_data	FB A DQ<15..8>
FB_A_DQ_BYTE2	gddr3_40SE	gddr3_data	FB A DQ<23..16>
FB_A_DQ_BYTE3	gddr3_40SE	gddr3_data	FB A DQ<31..24>
FB_A_DQM0	gddr3_40SE	gddr3_data	FB A DQM L<0>
FB_A_DQM1	gddr3_40SE	gddr3_data	FB A DQM L<1>
FB_A_DQM2	gddr3_40SE	gddr3_data	FB A DQM L<2>
FB_A_DQM3	gddr3_40SE	gddr3_data	FB A DQM L<3>
FB_B_WDQS0	gddr3_40SE	gddr3_dqs	FB B WDQS<4>
FB_B_WDQS1	gddr3_40SE	gddr3_dqs	FB B WDQS<5>
FB_B_WDQS2	gddr3_40SE	gddr3_dqs	FB B WDQS<6>
FB_B_WDQS3	gddr3_40SE	gddr3_dqs	FB B WDQS<7>
FB_B_RDQS0	gddr3_40SE	gddr3_dqs	FB B RDQS<4>
FB_B_RDQS1	gddr3_40SE	gddr3_dqs	FB B RDQS<5>
FB_B_RDQS2	gddr3_40SE	gddr3_dqs	FB B RDQS<6>
FB_B_RDQS3	gddr3_40SE	gddr3_dqs	FB B RDQS<7>
FB_B_DQ_BYTE0	gddr3_40SE	gddr3_data	FB B DQ<39..32>
FB_B_DQ_BYTE1	gddr3_40SE	gddr3_data	FB B DQ<47..40>
FB_B_DQ_BYTE2	gddr3_40SE	gddr3_data	FB B DQ<55..48>
FB_B_DQ_BYTE3	gddr3_40SE	gddr3_data	FB B DQ<63..56>
FB_B_DQM0	gddr3_40SE	gddr3_data	FB B DQM L<4>
FB_B_DQM1	gddr3_40SE	gddr3_data	FB B DQM L<5>
FB_B_DQM2	gddr3_40SE	gddr3_data	FB B DQM L<6>
FB_B_DQM3	gddr3_40SE	gddr3_data	FB B DQM L<7>

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_C_CLK_P	gddr3_80d	gddr3_clk	FB C CLK P<0>
FB_C_CLK_P	gddr3_80d	gddr3_clk	FB C CLK N<0>
FB_C_CLK_P	gddr3_80d	gddr3_clk	FB C CLK P<1>
FB_C_CLK_P	gddr3_80d	gddr3_clk	FB C CLK N<1>
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C MA<1..0>
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C MA<12..6>
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C BA<2..0>
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C RAS L
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C CAS L
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C WE L
FB_C_CMD_EN	gddr3_40R55SE	gddr3_cmd	FB C CKE
FB_C_CMD	gddr3_40R55SE	gddr3_cmd	FB C CS0 L
FB_C_CMD_EN	gddr3_40R55SE	gddr3_cmd	FB C DRAM RST
FB_C_CMD	gddr3_40SE	gddr3_cmd	FB C LMA<5..2>
FB_C_CMD	gddr3_40SE	gddr3_cmd	FB C UMA<5..2>
FB_C_DQS0	gddr3_40SE	gddr3_dqs	FB C WDQS<0>
FB_C_DQS1	gddr3_40SE	gddr3_dqs	FB C WDQS<1>
FB_C_DQS2	gddr3_40SE	gddr3_dqs	FB C WDQS<2>
FB_C_DQS3	gddr3_40SE	gddr3_dqs	FB C WDQS<3>
FB_C_RDQS0	gddr3_40SE	gddr3_dqs	FB C RDQS<0>
FB_C_RDQS1	gddr3_40SE	gddr3_dqs	FB C RDQS<1>
FB_C_RDQS2	gddr3_40SE	gddr3_dqs	FB C RDQS<2>
FB_C_RDQS3	gddr3_40SE	gddr3_dqs	FB C RDQS<3>
FB_C_DQ_BYTE0	gddr3_40SE	gddr3_data	FB C DQ<7..0>
FB_C_DQ_BYTE1	gddr3_40SE	gddr3_data	FB C DQ<15..8>
FB_C_DQ_BYTE2	gddr3_40SE	gddr3_data	FB C DQ<23..16>
FB_C_DQ_BYTE3	gddr3_40SE	gddr3_data	FB C DQ<31..24>
FB_C_DQM0	gddr3_40SE	gddr3_data	FB C DQM L<0>
FB_C_DQM1	gddr3_40SE	gddr3_data	FB C DQM L<1>
FB_C_DQM2	gddr3_40SE	gddr3_data	FB C DQM L<2>
FB_C_DQM3	gddr3_40SE	gddr3_data	FB C DQM L<3>
FB_D_WDQS0	gddr3_40SE	gddr3_dqs	FB D WDQS<4>
FB_D_WDQS1	gddr3_40SE	gddr3_dqs	FB D WDQS<5>
FB_D_WDQS2	gddr3_40SE	gddr3_dqs	FB D WDQS<6>
FB_D_WDQS3	gddr3_40SE	gddr3_dqs	FB D WDQS<7>
FB_D_RDQS0	gddr3_40SE	gddr3_dqs	FB D RDQS<4>
FB_D_RDQS1	gddr3_40SE	gddr3_dqs	FB D RDQS<5>
FB_D_RDQS2	gddr3_40SE	gddr3_dqs	FB D RDQS<6>
FB_D_RDQS3	gddr3_40SE	gddr3_dqs	FB D RDQS<7>
FB_D_DQ_BYTE0	gddr3_40SE	gddr3_data	FB D DQ<39..32>
FB_D_DQ_BYTE1	gddr3_40SE	gddr3_data	FB D DQ<47..40>
FB_D_DQ_BYTE2	gddr3_40SE	gddr3_data	FB D DQ<55..48>
FB_D_DQ_BYTE3	gddr3_40SE	gddr3_data	FB D DQ<63..56>
FB_D_DQM0	gddr3_40SE	gddr3_data	FB D DQM L<4>
FB_D_DQM1	gddr3_40SE	gddr3_data	FB D DQM L<5>
FB_D_DQM2	gddr3_40SE	gddr3_data	FB D DQM L<6>
FB_D_DQM3	gddr3_40SE	gddr3_data	FB D DQM L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
GPU_CLK27M	CLK_SLOW_556	CLK_SLOW	GPU_CLK27M
GPU_CLK27M_SS	CLK_SLOW_556	CLK_SLOW	GPU_CLK27M_SS
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS EG A CLK P
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C N

**GPU (G96) Constraints**  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER 051-7546 REV. A.0.0  
 SCALE NONE SHEET 94 OF 96

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
FP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	FSB_DSTB	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

### Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

### Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

### M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
ENET_MDI_100D	ENET_MDI_100D	ENETCONN	ENETCONN P<3..0>
SATA_100D	SATA	SATA	ENETCONN N<3..0>
SATA_100D	SATA	SATA	SATA_ODD_R2D_UF_P
SATA_100D	SATA	SATA	SATA_ODD_R2D_UF_N
SATA_100D	SATA	SATA	SATA_ODD_D2R_UF_P
SATA_100D	SATA	SATA	SATA_ODD_D2R_UF_N
SATA_100D	SATA	SATA	SATA_HDD_D2R_UF_P
SATA_100D	SATA	SATA	SATA_HDD_D2R_UF_N
SATA_100D	SATA	SATA	SATA_HDD_R2D_UF_P
SATA_100D	SATA	SATA	SATA_HDD_R2D_UF_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFYIMVP6_VSEN_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFYIMVP6_VSEN_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCPCOREISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCPCOREISNS_N
CPUTHMSNS_D2_DP	THERM_1T01_55S	THERM	CPUTHMSNS_D2_P
CPUTHMSNS_D2_DP	THERM_1T01_55S	THERM	CPUTHMSNS_D2_N
CPU_THERMD_DP	THERM_1T01_55S	THERM	CPU_THERMD_P
CPU_THERMD_DP	THERM_1T01_55S	THERM	CPU_THERMD_N
GPU_THERMSNS_D_DP	THERM_1T01_55S	THERM	GPU_THERMSNS_D_P
GPU_THERMSNS_D_DP	THERM_1T01_55S	THERM	GPU_THERMSNS_D_N
GPU_THERMD_DP	THERM_1T01_55S	THERM	GPU_TDIODE_P
GPU_THERMD_DP	THERM_1T01_55S	THERM	GPU_TDIODE_N
MCPTHMSNS_D_DP	THERM_1T01_55S	THERM	MCPTHMSNS_D_P
MCPTHMSNS_D_DP	THERM_1T01_55S	THERM	MCPTHMSNS_D_N
MCP_THERMD_DP	THERM_1T01_55S	THERM	MCP_THMDIODE_P
MCP_THERMD_DP	THERM_1T01_55S	THERM	MCP_THMDIODE_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	1V05CPUISNS_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	1V05CPUISNS_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	DDRISNS_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	DDRISNS_R_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	1V05CPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	1V05CPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	DDRISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	DDRISNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU_N
			GND
			GND
	SB_POWER		PP3V3_S5
	SB_POWER		PP3V3_S0
	SB_POWER		PP1V5_S0
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS_R_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS_R_N

### M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE_EXCARD_R2D_P
(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE_EXCARD_R2D_N
(PCIE_MINI)	PCIE_90D	PCIE	PCIE_MINI_R2D_P
(PCIE_MINI)	PCIE_90D	PCIE	PCIE_MINI_R2D_N
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N
	1T01_DIFFPAIR		CHGR_CSI_R_P
	1T01_DIFFPAIR		CHGR_CSI_R_N
	1T01_DIFFPAIR		CHGR_CSO_R_P
	1T01_DIFFPAIR		CHGR_CSO_R_N
(USB_EXTN)	USB_90D	USB	USB2_EXTN_MUXED_P
(USB_EXTN)	USB_90D	USB	USB2_EXTN_MUXED_N
(USB_EXTN)	USB_90D	USB	USB2_LT1_P
(USB_EXTN)	USB_90D	USB	USB2_LT1_N
(USB_EXTD)	USB_90D	USB	CONN_TPAD_USB_P
(USB_CAMERA)	USB_90D	USB	CONN_TPAD_USB_N
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_P
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_N
	USB_90D	USB	CONN_USB2_BT_P
	USB_90D	USB	CONN_USB2_BT_N
	USB_90D	USB	USB_LT2_P
	USB_90D	USB	USB_LT2_N
	USB_90D	USB	USB2_EXCARD_CONN_P
	USB_90D	USB	USB2_EXCARD_CONN_N
	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_C_P
	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_C_N
MCP_PP4_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N
PCIE_FC_R2D	PCIE_90D	PCIE	PCIE_FC_R2D_C_P
	PCIE_90D	PCIE	PCIE_FC_R2D_C_N
PCIE_FC_D2R	PCIE_90D	PCIE	PCIE_FC_D2R_P
	PCIE_90D	PCIE	PCIE_FC_D2R_N
	PCIE_90D	PCIE	PCIE_FC_R2D_P
	PCIE_90D	PCIE	PCIE_FC_R2D_N
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_N
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_P
	DIFFPAIR	AUDIO	SPKRCONN_L_P_OUT
	DIFFPAIR	AUDIO	SPKRCONN_L_N_OUT
	DIFFPAIR	AUDIO	SPKRCONN_S_P_OUT
	DIFFPAIR	AUDIO	SPKRCONN_S_N_OUT
	DIFFPAIR	AUDIO	SPKRCONN_R_P_OUT
	DIFFPAIR	AUDIO	SPKRCONN_R_N_OUT
	DIFFPAIR	AUDIO	SPKRAMP_L_P_OUT
	DIFFPAIR	AUDIO	SPKRAMP_L_N_OUT
	DIFFPAIR	AUDIO	SPKRAMP_R_P_OUT
	DIFFPAIR	AUDIO	SPKRAMP_R_N_OUT
	DIFFPAIR	AUDIO	SPKRAMP_S_P_OUT
	DIFFPAIR	AUDIO	SPKRAMP_S_N_OUT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	5.8 MM	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	5.8 MM	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	5.8 MM	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_90D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
USB_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.09 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_USB_RBIAIS_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM	250 MIL	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10	N	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10	N	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island. Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Project Specific Constraints	
SYNC_MASTER=MUXGFX	SYNC_DATE=02/21/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	95	96



M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	14 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

**PCB Rule Definitions**

SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/22/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	96	96	