


P1/P15 Block Diagram

Project code : 91.4H701.001
 PCB Number : 07254
 Revision : -1
 Part Number : 48.4H701.011



Thermal & Fan
G792 23

CLK GEN
ICS9LPRS480 3

DDRII (32MB) 12

Power SW
G577 24

New Card 24

Mini-Card
802.11a/b/g/n 24

RealTek 10/100/1000
RTL8111C/8101E 25

RJ45 CONN 26

CAMERA 15

USB Port x2 29

e-SATA Combo (USBx1) 29

HDD 30

ODD 30

Hyper Flash 27

LPC DEBUG CONN 36

KBC
Winbond WPC773L 34, 35

Touch Pad 36

Int. KB 36

Flash ROM 2MB 35

CPU V_CORE	
ISL6265 38, 39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51124 41	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 1D2V_S0

SYSTEM DC/DC TPS51125 40	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC LDO 44	
INPUTS	OUTPUTS
5V_S5 3D3V_S0	0D9V_S3 1D5V_S0

SYSTEM DC/DC LDO 44	
INPUTS	OUTPUTS
3D3V_S5 3D3V_S0	1D2V_S5 2D5V_S0

SYSTEM DC/DC TPS51125 40	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

MAXIM CHARGER BQ24745 46	
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **System Block Diagram**

Size A3	Document Number P1/P15	Rev -1
Date: Wednesday, March 19, 2008	Sheet 1	of 56

		USB PORT#	DESTINATION
SB700	2.0	0	Combo (ESATA/USB)
		1	USB1
		2	USB2
		3	CAMERA
		4	NC
		5	NEW CARD
		6	NC
		7	WLAN
		8	NC
		9	NC
		10	NC
		11	NC
	1.1	12	NC
	13	NC	

PCI EXPRESS	DESTINATION
Lane 0	NEW CARD
Lane 1	WLAN
Lane 2	LAN
Lane 3	CARD READER & 1394
Lane 4	NC
Lane 5	NC

SB700 Functional Strap Definitions

Note:1 VIP3 MUST NOT BE PULLED HIGH ON M82-M

Note:2 GPIO8 MUST NOT BE PULLED HIGH ON M86-M or M7X

CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			(DO NOT INSTALL)	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) Note:1	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) Note:2	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE, MAKE AND SIZE INFO	X X X X	X X X X

	VGA	Display	Audio	LAN	1394a ----- Card Reader	BT	LED
P15	M82-ME XT	HDMI/CRT	Digital Array Mic	Giga LAN RTL 8111C	YES ----- JMB380	N/A	Power Button with white LED-Backlight
P1	RS780M	DVI-I	Analog Array Mic	LAN(10/100) RTL 8101E	N/A ----- JMB385	N/A	NO Backlight





ATI RESERVED CONFIGURATION STRAPS								
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYN
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
GPIO_28_TDO	GENERICC	GPIO21_BB_EN						

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT





<Variant Name>

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Title			
Table of Content			
Size A3	Document Number P1/P15		Rev SA
Date: Wednesday, March 19, 2008			
		Sheet 2 of 56	



* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
FS0	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SATA clock
FS1	0	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock on pin 13 and 27MHz spread clock on pin 14
FS2	0	100MHz differential spreading SRC clock



FAE suggest

CLK_NB_14M

$$RS780M \quad 1.1V = (90.9 / (90.9 + 158)) * 3.3V$$

<http://hobi-elektronika.net>

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Gen-ICS 9LPR480**

Size: A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet 3 of 56

SSID = CPU



State	Specification	Notes	2M200100M2303
S0.CO.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.CO.P7
S0.CO.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.CO.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CAD_H0	10	HT_NB_CPU_CAD_H0
S0.CO.P2	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CLK_H0	10	HT_NB_CPU_CLK_H0
S0.CO.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CTL_H0	10	HT_NB_CPU_CTL_H0
S0.CO.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CTL_L1	10	HT_NB_CPU_CTL_L1
S0.CO.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CTL_L0	10	HT_NB_CPU_CTL_L0
S0.CO.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CTL_L1	10	HT_NB_CPU_CTL_L1
S0.CO.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	HT_NB_CPU_CTL_L0	10	HT_NB_CPU_CTL_L0




SKT-CPU638P-GP-U
62.10055.111

<http://hobi-elektronika.net>


<Variant Name>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU HT LINK I/F (1/4)	
Size A3	Document Number P1/P15
Date: Wednesday, March 19, 2008	Sheet 4 of 56







CPU / DDR2




 緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU DDR2 (2/4)	
Size	Document Number
A3	P1/P15
Date: Wednesday, March 19, 2008	Sheet 5 of 56




LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



CPU temperature sensor driver INT event to EC




FDV301N, the Vgs is:
min = 0.65V
Typ = 0.85V
Max = 1.5V



CPU exceeds to 125°C

The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=VAN

LAYOUT: Route FBCLKOUT_H/L differentially impedance 80



<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU Control&Debug (3/4)**


Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 6 of 56


SSID = CPU

AA4	VSS1	VSS66	J6
AA11	VSS2	VSS67	J8
AA13	VSS3	VSS68	J10
AA15	VSS4	VSS69	J12
AA17	VSS5	VSS70	J14
AA19	VSS6	VSS71	J16
AB2	VSS7	VSS72	J18
AB7	VSS8	VSS73	K2
AB9	VSS9	VSS74	K7
AB23	VSS10	VSS75	K9
AB25	VSS11	VSS76	K11
AC11	VSS12	VSS77	K13
AC13	VSS13	VSS78	K15
AC15	VSS14	VSS79	K17
AC17	VSS15	VSS80	L6
AC19	VSS16	VSS81	L8
AC21	VSS17	VSS82	L10
AD6	VSS18	VSS83	L12
AD8	VSS19	VSS84	L14
AD25	VSS20	VSS85	L16
AE11	VSS21	VSS86	L18
AE13	VSS22	VSS87	M7
AE15	VSS23	VSS88	M9
AE17	VSS24	VSS89	AC6
AE19	VSS25	VSS90	M17
AE21	VSS26	VSS91	N4
AE23	VSS27	VSS92	N8
B4	VSS28	VSS93	N10
B6	VSS29	VSS94	N16
B8	VSS30	VSS95	N18
B9	VSS31	VSS96	P2
B11	VSS32	VSS97	P7
B13	VSS33	VSS98	P9
B15	VSS34	VSS99	P11
B17	VSS35	VSS100	P17
B19	VSS36	VSS101	R8
B21	VSS37	VSS102	R10
B23	VSS38	VSS103	R16
B25	VSS39	VSS104	R18
D6	VSS40	VSS105	T7
D8	VSS41	VSS106	T9
D9	VSS42	VSS107	T11
D11	VSS43	VSS108	T13
D13	VSS44	VSS109	T15
D15	VSS45	VSS110	T17
D17	VSS46	VSS111	U4
D19	VSS47	VSS112	U6
D21	VSS48	VSS113	U8
D23	VSS49	VSS114	U10
D25	VSS50	VSS115	U12
E4	VSS51	VSS116	U14
F2	VSS52	VSS117	U16
F11	VSS53	VSS118	U18
F13	VSS54	VSS119	V2
F15	VSS55	VSS120	V7
F17	VSS56	VSS121	V9
F19	VSS57	VSS122	V11
F21	VSS58	VSS123	V13
F23	VSS59	VSS124	V15
F25	VSS60	VSS125	V17
HZ	VSS61	VSS126	W6
H9	VSS62	VSS127	Y2
H21	VSS63	VSS128	Y23
H23	VSS64	VSS129	N6
J4	VSS65		


36A for VDD0&VDD1
Bottom Side Decoupling



(0.8~1.1V)3A for VDDNB
Bottom Side Decoupling



(1.8V)2A for VDDIO
Bottom Side Decoupling




U60E	G4	VDD0_1	VDD1_1	P8
	H2	VDD0_2	VDD1_2	P10
	J9	VDD0_3	VDD1_3	R4
	J11	VDD0_4	VDD1_4	R7
	J13	VDD0_5	VDD1_5	R9
	J15	VDD0_6	VDD1_6	T2
	K6	VDD0_7	VDD1_7	T6
	K10	VDD0_8	VDD1_8	T8
	K12	VDD0_9	VDD1_9	T8
	K14	VDD0_10	VDD1_10	T10
	L4	VDD0_11	VDD1_11	T12
	L7	VDD0_12	VDD1_12	T14
	L9	VDD0_13	VDD1_13	U7
	L11	VDD0_14	VDD1_14	U9
	L13	VDD0_15	VDD1_15	U11
	L15	VDD0_16	VDD1_16	U13
	M2	VDD0_17	VDD1_17	U15
	M6	VDD0_18	VDD1_18	V6
	M8	VDD0_19	VDD1_19	V8
	M10	VDD0_20	VDD1_20	V10
	N9	VDD0_21	VDD1_21	V14
	N11	VDD0_22	VDD1_22	W4
		VDD0_23	VDD1_23	Y2
			VDD1_24	AC4
	K16	VDDNB_1	VDD1_25	AD2
	M16	VDDNB_2		
	P16	VDDNB_3		
	T16	VDDNB_4		
	V16	VDDNB_5		
	H25	VDDIO1	VDDIO27	V25
	J17	VDDIO2	VDDIO26	V25
	K18	VDDIO3	VDDIO25	V21
	K21	VDDIO4	VDDIO24	V18
	K23	VDDIO5	VDDIO23	V18
	K25	VDDIO6	VDDIO22	U17
	L17	VDDIO7	VDDIO21	T25
	M18	VDDIO8	VDDIO20	T21
	M21	VDDIO9	VDDIO19	T18
	M23	VDDIO10	VDDIO18	R17
	M25	VDDIO11	VDDIO17	P25
	N17	VDDIO12	VDDIO16	P23
			VDDIO15	P21
			VDDIO14	P18
			VDDIO13	

Bottom Side Decoupling



Place near to CPU



<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title

CPU Power (4/4)


Size A3 Document Number P1/P15 Rev SA

Date: Wednesday, March 19, 2008 Sheet 7 of 56

SSID = MEMORY




REVERSE TYPE




PARALLEL TERMINATION

Put decap near power (0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.




DDR_VREF





LAYOUT: Locate close to DIMM

Decoupling Capacitor

Place these Caps near DM1




Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Place C2.2uF and 0.1uF < 500mils from DDR connector!

Hi 9.2mm
62-10017-A61




Place C2.2uF and 0.1uF < 500mils from DDR connector!

LOW 5.2 mm


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.




REVERSE TYPE



Decoupling Capacitor

Place these Caps near DM2



SSID = N.B

Table listing pin connections for U61A (PART 1 OF 6) including HT_RXCAD0P through HT_RXCAD15N and HT_RXCLK0P through HT_RXCLK1N.

HYPER TRANSPORT CPU I/F

Table listing pin connections for U61A (PART 1 OF 6) including HT_TXCAD0P through HT_TXCAD15N and HT_TXCLK0P through HT_TXCLK1N.




Table listing pin connections for U61B (PART 2 OF 6) including GFX_RX0P through GFX_RX15N and GPP_RX0P through GPP_RX5N.

PCIE I/F GFX

Table listing pin connections for U61B (PART 2 OF 6) including GFX_TX0P through GFX_TX15N and GPP_TX0P through GPP_TX5N.

PCIE I/F GPP

Table listing pin connections for U61B (PART 2 OF 6) including GPP_RX0P through GPP_RX5N and GPP_TX0P through GPP_TX5N.

PCIE I/F SB



Table listing pin connections for U61B (PART 2 OF 6) including SB_RX0P through SB_RX3N and SB_TX0P through SB_TX3N.

- NEW
WLAN
LAN
CARD

A-LINK

Table listing pin connections for U61B (PART 2 OF 6) including PCIE_NB_TX0P through PCIE_NB_TX15N and PCIE_NB_RX0P through PCIE_NB_RX15N.


Table listing pin connections for U61B (PART 2 OF 6) including ALINK_NB_TX0P through ALINK_NB_TX3N and ALINK_NB_RX0P through ALINK_NB_RX3N.



Place < 100mils from pin AC8 and AB8

Table listing pin connections for U61B (PART 2 OF 6) including HT_NB_CPU_CAD_H0 through HT_NB_CPU_CAD_L7 and HT_NB_CPU_CAD_H8 through HT_NB_CPU_CAD_L15.

UMA DVI



Placement: close RS780

Placement: close RS780

Tx PCIE reversed

Table listing pin connections for U61B (PART 2 OF 6) including GFX_TX15P_C through GFX_TX15N_C and SCD1U10V2KX-4GP through SCD1U10V2KX-4GP.

Table listing pin connections for U61B (PART 2 OF 6) including PCIE_NB_TX0P through PCIE_NB_TX15N and PCIE_NB_RX0P through PCIE_NB_RX15N.

- NEW
WLAN
LAN
CARD


<Variant Name>

Wistron Corporation logo and address: 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-RS780M HT LINK&PCIE(1/4)
Title: ATI-RS780M HT LINK&PCIE(1/4)
Size: A3
Document Number: P1/P15
Date: Wednesday, March 19, 2008
Sheet: 10 of 56

http://fobi-elektronika.net

SSID = N.B



STRAP_DEBUG_BUS_GPIO_ENABLE
 Enables the Test Debug Bus using GPIO. (PIN: RS780M--> VSYNC)
 0 : Enable * 1 : Disable

RS780: Enables Side port memory (RS780 use HSYNC)
 * 0 : Enable 1 : Disable

SUS_STAT#
 Selects Loading of STRAPS From EEPROM
 * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

	GPIO MODE	
STRP_DATA	0	* 1
VCC_NB	1.0V	1.1V

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **ATI-RS780M LVDS&CRT (2/4)**

Size A3 Document Number **P1/P15** Rev **SA**





Date: Wednesday, March 19, 2008 Sheet 11 of 56

<http://hobi-elektronika.net>

SSID = N.B



MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



<http://hobi-elektronika.net>

<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **ATI-RS780M SidePort (3/4)**

Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 12 of 56

SSID = N.B



<Variant Name>








緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS780M PWR&GD (4/4)**

Size A3 Document Number **P1/P15** Rev SA

Date: Wednesday, March 19, 2008 Sheet 13 of 56

<http://hobi-elektronika.net>




GPIO SEL :
 H : SELECTION EXTERNAL GRAPHIC
 L : SELECTION INTERNAL GRAPHIC



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		CRT / LVDS MUX	
Size	Document Number	Rev	
A3	P1/P15	SA	
Date:	Wednesday, March 19, 2008	Sheet	14 of 56



CAMERA POWER



LCD CONNECTOR



TOP VIEW




<http://hobi-elektronika.net>

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LCD CONN/CAMERA		
Size A3	Document Number P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 15	of 56

CRT I/F & CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector




<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT CONN	
Size	Document Number	P1/P15	Rev
A3			SA
Date:	Wednesday, March 19, 2008	Sheet	16 of 56

SSID = S.B



POWER EXPRESS SUPPORT

PE_GPIO0 MXM RESET H: Enable
 PE_GPIO1 MXM POWER ENABLE H: Enable
 PE_GPIO2 MODE SWITCH
 TMD5_HPD0 MXM HOT PLUG

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

ATI-SB700 PCIE&PCI (1/5)



ATI-SB700 PCIE&PCI (1/5)

Size A3 Document Number P1/P15 Rev SA
 Date: Wednesday, March 19, 2008 Sheet 18 of 56

<http://hobi-elektronika.net>

SATA C POSITION?

<<< PIDE_D[0..15] 27




Qimonda HYB18T512161B2F-25 72.18512.MOU
 Samsung K4N51163QE-ZC25 72.45116.A0U

Local Frame Buffer Strapping List
 Copy from Becks.

	LFB_ID2 (GPIO 59)	LFB_ID1 (GPIO 58)	LFB_ID0 (GPIO 57)
Hynix	0	0	0
* Qimonda	0	0	1
Samsung	0	1	0

LFB_ID0 to LFB_ID2 got internal PU to S5.



Layout connect to Cap then GND

<http://hobi-elektronika.net>

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB700 SATA-IDE (3/5)**

Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 20 of 56

SSID = S.B




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		ATI-SB700 POWER&GND (4/5)	
Size	A3	Document Number	P1/P15
Date:	Wednesday, March 19, 2008	Sheet	21 of 56

<http://hobi-elektronika.net>

SSID = S.B

REQUIRED STRAPS



REQUIRED SYSTEM STRAPS

	CLK_PCI_5035	CLK_PCI_5028	CLK_PCI_DEBUG	LPCCLK0	LPCCLK1	RTCCCLK	AZ_RST#	SB_GPO17, SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM
	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCCLK

DEBUG STRAPS

NEED?



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI-SB700 STRAPPING (5/5)

Size A3

Document Number

P1/P15

Rev SA

Date: Wednesday, March 19, 2008

Sheet 22 of 56

Setting T8 as 100 Degree


$$V_DEGREE = (((Degree-72)*0.02)+0.34) * VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Due to sourcer request , change 73.01G08.L04 to main source , 73.07S08.AAG to 2nd source

Due to sourcer request , change 73.01G08.L04 to main source , 73.07S08.AAG to 2nd source

<http://hobi-elektronika.net>



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **THERMAL G792**


Size	Document Number	Rev
A3	P1/P15	SA

Date: Wednesday, March 19, 2008 Sheet 23 of 56


WLAN Connector



NEWCARD Connector



Place them Near to Chip



<http://hobi-elektronika.net>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		WLAN/NEWCARD	
Size	A3	Document Number	P1/P15
Date:	Wednesday, March 19, 2008	Sheet	24 of 56
Rev	SA		

HYPER FLASH

SB DELETE Bluetooth

SC DY HYPERFLASH FUNCTION






<http://hobi-elektronika.net>

<Variant Name>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
HYPER FLASH/BT




Size A3	Document Number P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 27	of 56



JMB380, JMB385 COLAY MODEL



JMB385 CHANGE 400 K OHM TO 0 OHM











<http://hobi-elektronika.net>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



File: **1394/CARD READER**

Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 28 of 56



put close to connector



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB/ESATA CONN**


Size A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet 29 of 56


SATA HDD Connector




SATA ODD Connector





LED BD CONN



LAUNCH BD CONN



POWER BUTTON



<http://hobi-elektronika.net>





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **HDD/CDROM/LED/LAUNCH**

Size A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet 30 of 56



Fortemedia
ADI NC GND



close to codec

<http://hobi-elektronika.net>


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **AUDIO CODEC ALC888**

Size A3	Document Number	Rev SA
Date: Wednesday, March 19, 2008	P1/P15	Sheet 31 of 56



Internal Speaker



LINE In



LINE Out



<http://hobi-elektronika.net>

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP/Speaker**


Size: A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet 32 of 56


LINE IN



MIC IN





SPDIF / LINE OUT




ANALOG/DIGITAL GROUND SEPARATE

MIC In







<Variant Name>	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO CONN/SUBWOOFER	
Size A3	Document Number P1/P15
Date: Wednesday, March 19, 2008	Rev SA
Sheet 33	of 56



BOARD VERSION

SA	PCB_VER0	PCB_VER1
0	0	0
1	1	0
0	0	1



<http://hobi-elektronika.net>


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **KBC WPC775 / BIOS**

Size A3	Document Number P1/P15	Rev SA
---------	------------------------	--------

Date: Wednesday, March 19, 2008 Sheet 34 of 56




CHARGE
CHARGE



MODEL (KBC internal pull high)



	MODEL_0	MODEL_1
X17	0	0
P15	0	1
S13	1	0
P1	1	1

SB



2M Bits
SPI FLASH ROM
PUT CLOSE TO KBC

34 SPI_WP# >>> SPI_WP#



<http://hobi-elektronika.net>

<Variant Name>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC WPC775 / BIOS(2/2)**


Size A3	Document Number	P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet	35	of 56

Internal KeyBoard Connector


— <<> KROW[1..8] 35,55
— <<> KCOL[1..18] 35,55




TouchPad Connector




GOLDEN FINGER FOR DEBUG BOARD




TOP VIEW




(BOTTOM VIEW)



15" TOUCHPAD BUTTON SWITCH



COVER SWITCH




<http://hobi-elektronika.net>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
KEYBOARD/TPAD/DEBUG/LID			
Size	Document Number	P1/P15	
Date: Wednesday, March 19, 2008	Sheet	36	of 56

NB_SB POWERGOOD CIRCUIT



Run Power




<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUNPOWER**

Size A3	Document Number P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 37	of 56



<Variant Name>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL6265HR CPU Core/VDDNB 1/2**

Size A3	Document Number	P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 38	of 56	

<http://hobi-elektronika.net>

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7uH NEC_TOKIN MPLC0730L4R7 / 68.4R710.20G
 O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
 H/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037
 L/S: SI7326DN/30mOhm/ 4.5Vgs/ 84.07326.037





+VCC_CORE0
 Design Current: 12.6A
 Peak current: 18A
 OCP_min:24A

+VCC_CORE1
 Design Current: 12.6A
 Peak current: 18A
 OCP_min:24A

<http://hobi-elektronika.net>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ISL6265HR CPU Core/VDDNB 2/2			
Size	Document Number	P1/P15	Rev
A3			SA
Date: Wednesday, March 19, 2008	Sheet 39	of 56	




<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51125 5V/3D3V**

Size A3	Document Number	P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 40	of 56	



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V*(R1+R2)/R2 --> PWM mode
Vout=0.764V*(R1+R2)/R2 --> Skip Mode

<http://hobi-elektronika.net>


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V/1D2V**

Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 41 of 56




<http://hobi-elektronika.net>

<Variant Name>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
TPS51117 1D1V		
Size	Document Number	Rev
A3	P1/P15	SA
Date: Wednesday, March 19, 2008	Sheet 42 of 56	





G957


1D5V_S0
Iomax=1A



1D2V_S5
Iomax=400mA



2D5V_S0
Iomax=0.3A




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
0D9V&2D5V&1D25V&1D5V		
Size	Document Number	Rev
A3	P1/P15	SA
Date: Wednesday, March 19, 2008	Sheet 44 of	56

<http://hobi-elektronika.net>


CPU_CORE
Intersil ISL6265




Charger Max8725




Adapter




TPS51117
GPU_CORE




TPS51124
1D8V_S3
1D2V_S0




TPS51125
5V/3D3V




RT9026FPF
0D9V_S3




TPS51117
1D1V_S0



G9161
1D2V_S5



G957
1D5V_S0




<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size A3	Document Number	Rev
	P1/P15	SA
Date: Wednesday, March 19, 2008	Sheet 45	of 56



<http://hobi-elektronika.net>

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**


Size: A3	Document Number: P1/P15	Rev: SA
----------	-------------------------	---------

Date: Wednesday, March 19, 2008 Sheet 46 of 56

Adaptor in to generate DCBATOUT



GPU Run Power




<http://hobi-elektronika.net>

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD IN/ BTY SWITCH/GPURUN**

Size A3	Document Number P1/P15	Rev SA
Date: Wednesday, March 19, 2008	Sheet 47	of 56



<http://hobi-elektronika.net>

<Variant Name>




緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
M8XM PCIE


Size A3 Document Number **P1/P15** Rev **SA**

Date: Wednesday, March 19, 2008 Sheet 48 of 56

SPI FLASH ROM



3.3V TO 5V LEVEL SHIFT LOGIC REQUIRED IF DDC1, DDC2 USED ON M8x OR DDC1, DDC2, DDC3 USED ON M7x DDC3, DDC4 ARE 5V TOLERANT ON M8x




<http://hobi@elektronika.net>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu, Taipei Hsinchu 300, Taiwan, R.O.C.

File: **M8XM IO**
Size: Document Number
Date: Wednesday, March 19, 2008
Sheet: 49 of 56



Customer: **P1/P15**
Rev: **SA**




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

M8XM_POWER	
Title	Document Number
Size	P1/P15
Custom	SA
Date: Wednesday, March 19, 2008	Sheet 50 of 56




PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




71.0M82M.00U VGA

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

NOTE: FOR DUAL RANK CONNECTIONS USE THE CSxxB_1 CHIP SELECT PINS



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **M8XM MEMORY**

Size: A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet 51 of 56



- 51 RASA0# >> RASA0#
- 51 CASA0# >> CASA0#
- 51 WEA0# >> WEA0#
- 51 CKEA0 >> CKEA0
- 51 CSA0_0# >> CSA0_0#
- 51 ODTA0 >> ODTA0
- 51,53 WDQSA[7..0] >> WDQSA[7..0]
- 51,53 RDQSA[7..0] >> RDQSA[7..0]
- 51,53 DQMA[7..0] >> DQMA[7..0]
- 51,53 MDA[63..0] <<< MDA[63..0]
- 51,53 MAA[11..0] <<< MAA[11..0]
- 51,53 A_BA1 >> A_BA1
- 51,53 A_BA0 >> A_BA0
- 51,53 A_A12 >> A_A12










<http://hobi-elektronika.net>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM DDR2 32MX16 A**

Size: A3 Document Number: **P1/P15** Rev: SA

Date: Wednesday, March 19, 2008 Sheet 52 of 56



<http://hobi-elektronika.net>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM DDR2 32MX16 B**

Size: A3 Document Number: **P1/P15** Rev: **SA**

Date: Wednesday, March 19, 2008 Sheet: 53 of 56

Note:1 VIP3 MUST NOT BE PULLED HIGH ON M82-M
 Note:2 GPIO8 MUST NOT BE PULLED HIGH ON M86-M or M7X



CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			M8x	M7x
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		
BIF_MSL_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) Note:1	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) Note:2	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO(13:11,9)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

ATI RESERVED CONFIGURATION STRAPS								
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYN
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
GPIO_28_TDO	GENERICC	GPIO21_BB_EN						

DVPDATA20 1
 DVPDATA21 1 HY5PS121621CFP-25 Hynix
 DVPDATA22 1 72.51216.F0U
 DVPDATA23 1

DVPDATA20 1
 DVPDATA21 1 HYB18T512161B2F-25 Qimonda 400MHZ
 DVPDATA22 1 72.18512.MOU
 DVPDATA23 0






DVPDATA20 1
 DVPDATA21 1 K4N51163QE-ZC25 Samsung
 DVPDATA22 0 72.45116.A0U
 DVPDATA23 1

DVPDATA20 0
 DVPDATA21 1 HYB18T512161B2F-20 Qimonda 500MHZ
 DVPDATA22 1 72.18512.N0U
 DVPDATA23 0



<http://hobi-elektronika.net>

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
STRAPS			
Size A3	Document Number		Rev SA
		P1/P15	
Date: Wednesday, March 19, 2008	Sheet 54	of	56



Keyboard EMI Caps



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		EMI	
Size	Document Number	Rev	
A3	P1/P15	SA	
Date: Wednesday, March 19, 2008	Sheet 55	of 56	

<http://hobi-elektronika.net>

NOTICE

- 1.VRAM and SIDE PORT GEOMETRY
- 2.digital array vendor

Change List

GEOMETRY

1.U60 62.10055.111 SKT-CPU638P-GP-U SKT-CPU638P-GP-U1 SKT-BGA638H176 SKT-BGA638H176

Common Part

- 1.RS780M_A13 U61 71.RS780.M12
- 2.SB700_A12 U67 71.SB700.M06
- 3.KBC U26 71.00773.00G
- 4.CLKGEN U33 71.09480.A03
- 5.SPDIFF LOUT1 22.10270.031
- 6.MOSFET U53,U56 84.07686.037
- 7.MOSFET U11,U54,U55,U57 84.04634.037
- 8.H19,H20 34.4W601.001
- 9.U21 72.18512.M0U(QIMONDA)
- 10.card1 20.I0043.001
- 11.C861,C862,C941,C943 78.10324.2FL
- 12.C843,C844,C942,C944 63.R0034.1DL
- 13.USB2 22.10218.Z71
- 14.U70 71.00888.E0G
- 15.U32 74.51100.079
- 16.TC13 79.22719.2BL
- 17.ER1 63.15134.1DL
- 18.Add EC66 78.4R774.1FL
- 19.L42,L43,L44 68.00226.081

Common 2nd source

- 1.U21 72.45116.A0U
- 2.U58 74.09711.079

For P15

- 1.M82ME_A11 U62 71.M82ME.M01
- 2.8111C U1 71.08111.E03
- 3.JMB380 U46 71.00380.003
- 4.R12 64.24915.6DL
- 5.VRAM U30,U31,U63,U64 72.18512.M0U(QIMONDA400)

P15 2nd source

- 1.VRAM U30,U31,U63,U64 72.18512.N0U(QIMONDA500)

For P1

- 1.8101E U1 71.08101.B0G
- 2.JMB385 U46 71.JM385.A0G
3. R247,R253,R254,R255,R256,R620,C574 63.R0034.1DL
4. C573 63.00000.00L
- 5.R12 64.20015.6DL
6. R307,R163 64.14005.6DL
- 7.R316 68.00084.C71
- 8.C590,C591,C593,C594 78.10234.1FL
- 9.XF2 68.HD081.30A

<http://hobi-elektronika.net>

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CHANGE LIST			
Size A3	Document Number P1/P15	Sheet 56	Rev SA
Date: Wednesday, March 19, 2008		of	56