

BAD40_HC

DIS/UMA Schematics Document

Sandy&Ivy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

BAD40_HC


Rev
1

Date: Thursday, April 12, 2012

Sheet 1 of 108

BAD40 HC Block Diagram (Discrete/UMA/co-lay)

Project Code: 91.4SA01.001
 Project Name: BAD40_HC
 PCB No: 11245
 PCB Version: 1
 PCB Name: BAD40 HC MB



SYSTEM DC/DC		TPS5146	48
INPUTS	5V_S5	OUTPUTS	OD85V_S0
CPU DC/DC		VT1317SFCX	42-43
INPUTS	DCBATOUT	OUTPUTS	VCC_CORE
SYSTEM DC/DC		RT8237AGQW	45
INPUTS	DCBATOUT	OUTPUTS	1D05V_VBT
SYSTEM DC/DC		RT8239CGQW	41
INPUTS	DCBATOUT	OUTPUTS	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC		RT8207LGQW	46
INPUTS	DCBATOUT	OUTPUTS	1D5V_S3 OD75V_S0 DP_VREF_S3
SYSTEM DC/DC		VT1317SFCX	44
INPUTS	DCBATOUT	OUTPUTS	VCC_GFXCORE_PWR
VGA		RT8208AGQW	92
INPUTS	DCBATOUT	OUTPUTS	VGA_CORE
TI CHARGER		BQ24745RHDR	40
INPUTS	DCBATOUT	OUTPUTS	BT+
SYSTEM DC/DC		RT8015AGQW	47
INPUTS	DCBATOUT	OUTPUTS	3D3V_S5 1D8V_S0
SYSTEM DC/DC			
INPUTS	OUTPUTS		
Switches			
INPUTS	1D5V_S3	OUTPUTS	1D5V_VGA_S0
	3D3V_S0		3D3V_VGA_S0
PCB LAYER			
L1:Top	L5:Power	L3:Signal	L7:GND
L2:GND	L6:Signal	L4:Signal	L8:Bottom

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	USB. port 1
1	USB. port 2
2	USB. port 3
3	Dock
4	X
5	Fingerprint
6	X
7	X
8	Mini Card2 (WWAN) &BT
9	X
10	3G SIM
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

PCIE Routing

LANE1	N/A
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	N/A
LANE6	Intel /BCM LAN
LANE7	New Card
LANE8	N/A

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	N/A

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		HURON RIVER ORB	
Device	Ref Des	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP		SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content


Size A3 Document Number **BAD40 HC** Rev **1**

Date: Thursday, April 12, 2012 Sheet 3 of 108





SSID = CPU





CRB : 47pf
CEKLT: 43pf




62.10055.321



Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor (pwr (~15 mW) may be wasted).




HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (THERMAL/CLOCK/PM)**


Size Custom	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 5 of	108

SSID = CPU




PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEPER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



62.10055.321

HR PX


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (RESERVED)		
Size A3	Document Number BAD40_HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 7	of 108

PROCESSOR CORE POWER


53A

0308 -1
change to 78.2261T.5BL for acousit noise






0308 -1

change to 78.2261T.5BL for acousit noise



0312 -1



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity


0308 -1

- VCC1
- VCC2
- VCC3
- VCC4
- VCC5
- VCC6
- VCC7
- VCC8
- VCC9
- VCC10
- VCC11
- VCC12
- VCC13
- VCC14
- VCC15
- VCC16
- VCC17
- VCC18
- VCC19
- VCC20
- VCC21
- VCC22
- VCC23
- VCC24
- VCC25
- VCC26
- VCC27
- VCC28
- VCC29
- VCC30
- VCC31
- VCC32
- VCC33
- VCC34
- VCC35
- VCC36
- VCC37
- VCC38
- VCC39
- VCC40
- VCC41
- VCC42
- VCC43
- VCC44
- VCC45
- VCC46
- VCC47
- VCC48
- VCC49
- VCC50
- VCC51
- VCC52
- VCC53
- VCC54
- VCC55
- VCC56
- VCC57
- VCC58
- VCC59
- VCC60
- VCC61
- VCC62
- VCC63
- VCC64
- VCC65
- VCC66
- VCC67
- VCC68
- VCC69
- VCC70
- VCC71
- VCC72
- VCC73
- VCC74
- VCC75
- VCC76
- VCC77
- VCC78
- VCC79
- VCC80
- VCC81
- VCC82
- VCC83
- VCC84
- VCC85
- VCC86
- VCC87
- VCC88
- VCC89
- VCC90
- VCC91
- VCC92
- VCC93
- VCC94
- VCC95
- VCC96
- VCC97
- VCC98
- VCC99
- VCC100


IVY-BRIDGE

- VCCIO1
- VCCIO2
- VCCIO3
- VCCIO4
- VCCIO5
- VCCIO6
- VCCIO7
- VCCIO8
- VCCIO9
- VCCIO10
- VCCIO11
- VCCIO12
- VCCIO13
- VCCIO14
- VCCIO15
- VCCIO16
- VCCIO17
- VCCIO18
- VCCIO19
- VCCIO20
- VCCIO21
- VCCIO22
- VCCIO23
- VCCIO24
- VCCIO25
- VCCIO26
- VCCIO27
- VCCIO28
- VCCIO29
- VCCIO30
- VCCIO31
- VCCIO32
- VCCIO33
- VCCIO34
- VCCIO35
- VCCIO36
- VCCIO37
- VCCIO38
- VCCIO39
- VCCIO40
- VCCIO41
- VCCIO42
- VCCIO43
- VCCIO44
- VCCIO45
- VCCIO46
- VCCIO47
- VCCIO48
- VCCIO49
- VCCIO50
- VCCIO51
- VCCIO52
- VCCIO53
- VCCIO54
- VCCIO55
- VCCIO56
- VCCIO57
- VCCIO58
- VCCIO59
- VCCIO60
- VCCIO61
- VCCIO62
- VCCIO63
- VCCIO64
- VCCIO65
- VCCIO66
- VCCIO67
- VCCIO68
- VCCIO69
- VCCIO70
- VCCIO71
- VCCIO72
- VCCIO73
- VCCIO74
- VCCIO75
- VCCIO76
- VCCIO77
- VCCIO78
- VCCIO79
- VCCIO80
- VCCIO81
- VCCIO82
- VCCIO83
- VCCIO84
- VCCIO85
- VCCIO86
- VCCIO87
- VCCIO88
- VCCIO89
- VCCIO90
- VCCIO91
- VCCIO92
- VCCIO93
- VCCIO94
- VCCIO95
- VCCIO96
- VCCIO97
- VCCIO98
- VCCIO99
- VCCIO100




VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top




No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.




close to CPU



R801, R802 close to CPU



1215 SC



-Variant Name-

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.



Title		CPU (VCC CORE)	
Size	Document Number		
Custom	BAD40 HC	Rev	1
Date:	Thursday, April 12, 2012	Sheet	8 of 108

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



POWER




Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width
 <<<+V_SM_VREF_CNT 37



M_VREF_DQ_DIMM0_C 37
 M_VREF_DQ_DIMM1_C 37



VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge




	Pin A19
1.05V	H
1V	L



VDDQ Output Decoupling Recommendation:
 1 x 330 uF
 6 x 10 uF


VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge



VID[1]	VID[0]	VCCSA
0	0	0.9 V
1	0	0.8 V
0	1	0.725 V
1	1	0.675 V

Disabling Guidelines for External Graphics Designs:
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

VCCPLL Output Decoupling Recommendation:
 1 x 330 uF
 2 x 1 uF
 1 x 10 uF




62.10055.321

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC GFXCORE)		
Size	Document Number			Rev	
Custom	BAD40 HC			1	
Date:	Thursday, April 12, 2012	Sheet	9	of	108

SSID = CPU



62.10055.321



62.10055.321

reserve

JE40 delete XDP function

HR PX

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title XDP		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012		Sheet 11 of 108

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 12 of

108

(Blanking)

<Variant Name>

緯創資通		Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title **Reserved**

Size A4	Document Number BAD40 HC	Rev 1
------------	------------------------------------	-----------------

SSID = MEMORY

M_A_A[15:0] 6


M_A_BS2 >>> 6
 M_A_BS0 >>> 6
 M_A_BS1 >>> 6
 M_A_DQ[83:0] >>> 6



M_A_DQS[7:0] 6 >>>
 M_A_DQS[7:0] 6 >>>



M_A_DIM0_ODT0 >>> 6
 M_A_DIM0_ODT1 >>> 6

M_A A0	98	DM1
M_A A1	97	NP1
M_A A2	96	NP2
M_A A3	95	RAS#
M_A A4	94	WE#
M_A A5	93	CAS#
M_A A6	92	A0
M_A A7	91	A1
M_A A8	90	A2
M_A A9	89	A3
M_A A10	88	A4
M_A A11	87	A5
M_A A12	86	A6
M_A A13	85	A7
M_A A14	84	A8
M_A A15	83	A9
M_A BS2	82	A10/AP
M_A BS0	81	A11
M_A BS1	80	A12
M_A DQ[83:0]	79	A13
M_A DQ0	78	A14
M_A DQ1	77	A15
M_A DQ2	76	A16/BA2
M_A DQ3	75	BA0
M_A DQ4	74	BA1
M_A DQ5	73	DO0
M_A DQ6	72	DO1
M_A DQ7	71	DO2
M_A DQ8	70	DO3
M_A DQ9	69	DO4
M_A DQ10	68	DO5
M_A DQ11	67	DO6
M_A DQ12	66	DO7
M_A DQ13	65	DO8
M_A DQ14	64	DO9
M_A DQ15	63	DO10
M_A DQ16	62	DO11
M_A DQ17	61	DO12
M_A DQ18	60	DO13
M_A DQ19	59	DO14
M_A DQ20	58	DO15
M_A DQ21	57	DO16
M_A DQ22	56	DO17
M_A DQ23	55	DO18
M_A DQ24	54	DO19
M_A DQ25	53	DO20
M_A DQ26	52	DO21
M_A DQ27	51	DO22
M_A DQ28	50	DO23
M_A DQ29	49	DO24
M_A DQ30	48	DO25
M_A DQ31	47	DO26
M_A DQ32	46	DO27
M_A DQ33	45	DO28
M_A DQ34	44	DO29
M_A DQ35	43	DO30
M_A DQ36	42	DO31
M_A DQ37	41	DO32
M_A DQ38	40	DO33
M_A DQ39	39	DO34
M_A DQ40	38	DO35
M_A DQ41	37	DO36
M_A DQ42	36	DO37
M_A DQ43	35	DO38
M_A DQ44	34	DO39
M_A DQ45	33	DO40
M_A DQ46	32	DO41
M_A DQ47	31	DO42
M_A DQ48	30	DO43
M_A DQ49	29	DO44
M_A DQ50	28	DO45
M_A DQ51	27	DO46
M_A DQ52	26	DO47
M_A DQ53	25	DO48
M_A DQ54	24	DO49
M_A DQ55	23	DO50
M_A DQ56	22	DO51
M_A DQ57	21	DO52
M_A DQ58	20	DO53
M_A DQ59	19	DO54
M_A DQ60	18	DO55
M_A DQ61	17	DO56
M_A DQ62	16	DO57
M_A DQ63	15	DO58
M_A DQS#0	14	DO59
M_A DQS#1	13	DO60
M_A DQS#2	12	DO61
M_A DQS#3	11	DO62
M_A DQS#4	10	DO63
M_A DQS#5	9	DQS0#
M_A DQS#6	8	DQS1#
M_A DQS#7	7	DQS2#
M_A DQS#8	6	DQS3#
M_A DQS#9	5	DQS4#
M_A DQS#10	4	DQS5#
M_A DQS#11	3	DQS6#
M_A DQS#12	2	DQS7#
M_A DIM0_ODT0	1	DQS0#
M_A DIM0_ODT1	0	DQS1#
M_VREF_DO_DIMM0	0	DQS2#
M_VREF_DO_DIMM0	0	DQS3#
M_VREF_DO_DIMM0	0	DQS4#
M_VREF_DO_DIMM0	0	DQS5#
M_VREF_DO_DIMM0	0	DQS6#
M_VREF_DO_DIMM0	0	DQS7#
M_VREF_DO_DIMM0	0	DQS8#
M_VREF_DO_DIMM0	0	DQS9#
M_VREF_DO_DIMM0	0	DQS10#
M_VREF_DO_DIMM0	0	DQS11#
M_VREF_DO_DIMM0	0	DQS12#
M_VREF_DO_DIMM0	0	DQS13#
M_VREF_DO_DIMM0	0	DQS14#
M_VREF_DO_DIMM0	0	DQS15#
M_VREF_DO_DIMM0	0	DQS16#
M_VREF_DO_DIMM0	0	DQS17#
M_VREF_DO_DIMM0	0	DQS18#
M_VREF_DO_DIMM0	0	DQS19#
M_VREF_DO_DIMM0	0	DQS20#
M_VREF_DO_DIMM0	0	DQS21#
M_VREF_DO_DIMM0	0	DQS22#
M_VREF_DO_DIMM0	0	DQS23#
M_VREF_DO_DIMM0	0	DQS24#
M_VREF_DO_DIMM0	0	DQS25#
M_VREF_DO_DIMM0	0	DQS26#
M_VREF_DO_DIMM0	0	DQS27#
M_VREF_DO_DIMM0	0	DQS28#
M_VREF_DO_DIMM0	0	DQS29#
M_VREF_DO_DIMM0	0	DQS30#
M_VREF_DO_DIMM0	0	DQS31#
M_VREF_DO_DIMM0	0	DQS32#
M_VREF_DO_DIMM0	0	DQS33#
M_VREF_DO_DIMM0	0	DQS34#
M_VREF_DO_DIMM0	0	DQS35#
M_VREF_DO_DIMM0	0	DQS36#
M_VREF_DO_DIMM0	0	DQS37#
M_VREF_DO_DIMM0	0	DQS38#
M_VREF_DO_DIMM0	0	DQS39#
M_VREF_DO_DIMM0	0	DQS40#
M_VREF_DO_DIMM0	0	DQS41#
M_VREF_DO_DIMM0	0	DQS42#
M_VREF_DO_DIMM0	0	DQS43#
M_VREF_DO_DIMM0	0	DQS44#
M_VREF_DO_DIMM0	0	DQS45#
M_VREF_DO_DIMM0	0	DQS46#
M_VREF_DO_DIMM0	0	DQS47#
M_VREF_DO_DIMM0	0	DQS48#
M_VREF_DO_DIMM0	0	DQS49#
M_VREF_DO_DIMM0	0	DQS50#
M_VREF_DO_DIMM0	0	DQS51#
M_VREF_DO_DIMM0	0	DQS52#
M_VREF_DO_DIMM0	0	DQS53#
M_VREF_DO_DIMM0	0	DQS54#
M_VREF_DO_DIMM0	0	DQS55#
M_VREF_DO_DIMM0	0	DQS56#
M_VREF_DO_DIMM0	0	DQS57#
M_VREF_DO_DIMM0	0	DQS58#
M_VREF_DO_DIMM0	0	DQS59#
M_VREF_DO_DIMM0	0	DQS60#
M_VREF_DO_DIMM0	0	DQS61#
M_VREF_DO_DIMM0	0	DQS62#
M_VREF_DO_DIMM0	0	DQS63#
M_VREF_DO_DIMM0	0	DQS64#
M_VREF_DO_DIMM0	0	DQS65#
M_VREF_DO_DIMM0	0	DQS66#
M_VREF_DO_DIMM0	0	DQS67#
M_VREF_DO_DIMM0	0	DQS68#
M_VREF_DO_DIMM0	0	DQS69#
M_VREF_DO_DIMM0	0	DQS70#
M_VREF_DO_DIMM0	0	DQS71#
M_VREF_DO_DIMM0	0	DQS72#
M_VREF_DO_DIMM0	0	DQS73#
M_VREF_DO_DIMM0	0	DQS74#
M_VREF_DO_DIMM0	0	DQS75#
M_VREF_DO_DIMM0	0	DQS76#
M_VREF_DO_DIMM0	0	DQS77#
M_VREF_DO_DIMM0	0	DQS78#
M_VREF_DO_DIMM0	0	DQS79#
M_VREF_DO_DIMM0	0	DQS80#
M_VREF_DO_DIMM0	0	DQS81#
M_VREF_DO_DIMM0	0	DQS82#
M_VREF_DO_DIMM0	0	DQS83#
M_VREF_DO_DIMM0	0	DQS84#
M_VREF_DO_DIMM0	0	DQS85#
M_VREF_DO_DIMM0	0	DQS86#
M_VREF_DO_DIMM0	0	DQS87#
M_VREF_DO_DIMM0	0	DQS88#
M_VREF_DO_DIMM0	0	DQS89#
M_VREF_DO_DIMM0	0	DQS90#
M_VREF_DO_DIMM0	0	DQS91#
M_VREF_DO_DIMM0	0	DQS92#
M_VREF_DO_DIMM0	0	DQS93#
M_VREF_DO_DIMM0	0	DQS94#
M_VREF_DO_DIMM0	0	DQS95#
M_VREF_DO_DIMM0	0	DQS96#
M_VREF_DO_DIMM0	0	DQS97#
M_VREF_DO_DIMM0	0	DQS98#
M_VREF_DO_DIMM0	0	DQS99#
M_VREF_DO_DIMM0	0	DQS100#
M_VREF_DO_DIMM0	0	DQS101#
M_VREF_DO_DIMM0	0	DQS102#
M_VREF_DO_DIMM0	0	DQS103#
M_VREF_DO_DIMM0	0	DQS104#
M_VREF_DO_DIMM0	0	DQS105#
M_VREF_DO_DIMM0	0	DQS106#
M_VREF_DO_DIMM0	0	DQS107#
M_VREF_DO_DIMM0	0	DQS108#
M_VREF_DO_DIMM0	0	DQS109#
M_VREF_DO_DIMM0	0	DQS110#
M_VREF_DO_DIMM0	0	DQS111#
M_VREF_DO_DIMM0	0	DQS112#
M_VREF_DO_DIMM0	0	DQS113#
M_VREF_DO_DIMM0	0	DQS114#
M_VREF_DO_DIMM0	0	DQS115#
M_VREF_DO_DIMM0	0	DQS116#
M_VREF_DO_DIMM0	0	DQS117#
M_VREF_DO_DIMM0	0	DQS118#
M_VREF_DO_DIMM0	0	DQS119#
M_VREF_DO_DIMM0	0	DQS120#
M_VREF_DO_DIMM0	0	DQS121#
M_VREF_DO_DIMM0	0	DQS122#
M_VREF_DO_DIMM0	0	DQS123#
M_VREF_DO_DIMM0	0	DQS124#
M_VREF_DO_DIMM0	0	DQS125#
M_VREF_DO_DIMM0	0	DQS126#
M_VREF_DO_DIMM0	0	DQS127#
M_VREF_DO_DIMM0	0	DQS128#
M_VREF_DO_DIMM0	0	DQS129#
M_VREF_DO_DIMM0	0	DQS130#
M_VREF_DO_DIMM0	0	DQS131#
M_VREF_DO_DIMM0	0	DQS132#
M_VREF_DO_DIMM0	0	DQS133#
M_VREF_DO_DIMM0	0	DQS134#
M_VREF_DO_DIMM0	0	DQS135#
M_VREF_DO_DIMM0	0	DQS136#
M_VREF_DO_DIMM0	0	DQS137#
M_VREF_DO_DIMM0	0	DQS138#
M_VREF_DO_DIMM0	0	DQS139#
M_VREF_DO_DIMM0	0	DQS140#
M_VREF_DO_DIMM0	0	DQS141#
M_VREF_DO_DIMM0	0	DQS142#
M_VREF_DO_DIMM0	0	DQS143#
M_VREF_DO_DIMM0	0	DQS144#
M_VREF_DO_DIMM0	0	DQS145#
M_VREF_DO_DIMM0	0	DQS146#
M_VREF_DO_DIMM0	0	DQS147#
M_VREF_DO_DIMM0	0	DQS148#
M_VREF_DO_DIMM0	0	DQS149#
M_VREF_DO_DIMM0	0	DQS150#
M_VREF_DO_DIMM0	0	DQS151#
M_VREF_DO_DIMM0	0	DQS152#
M_VREF_DO_DIMM0	0	DQS153#
M_VREF_DO_DIMM0	0	DQS154#
M_VREF_DO_DIMM0	0	DQS155#
M_VREF_DO_DIMM0	0	DQS156#
M_VREF_DO_DIMM0	0	DQS157#
M_VREF_DO_DIMM0	0	DQS158#
M_VREF_DO_DIMM0	0	DQS159#
M_VREF_DO_DIMM0	0	DQS160#
M_VREF_DO_DIMM0	0	DQS161#
M_VREF_DO_DIMM0	0	DQS162#
M_VREF_DO_DIMM0	0	DQS163#
M_VREF_DO_DIMM0	0	DQS164#
M_VREF_DO_DIMM0	0	DQS165#
M_VREF_DO_DIMM0	0	DQS166#
M_VREF_DO_DIMM0	0	DQS167#
M_VREF_DO_DIMM0	0	DQS168#
M_VREF_DO_DIMM0	0	DQS169#
M_VREF_DO_DIMM0	0	DQS170#
M_VREF_DO_DIMM0	0	DQS171#
M_VREF_DO_DIMM0	0	DQS172#
M_VREF_DO_DIMM0	0	DQS173#
M_VREF_DO_DIMM0	0	DQS174#
M_VREF_DO_DIMM0	0	DQS175#
M_VREF_DO_DIMM0	0	DQS176#
M_VREF_DO_DIMM0	0	DQS177#
M_VREF_DO_DIMM0	0	DQS178#
M_VREF_DO_DIMM0	0	DQS179#
M_VREF_DO_DIMM0	0	DQS180#
M_VREF_DO_DIMM0	0	DQS181#
M_VREF_DO_DIMM0	0	DQS182#
M_VREF_DO_DIMM0	0	DQS183#
M_VREF_DO_DIMM0	0	DQS184#
M_VREF_DO_DIMM0	0	DQS185#
M_VREF_DO_DIMM0	0	DQS186#
M_VREF_DO_DIMM0	0	DQS187#
M_VREF_DO_DIMM0	0	DQS188#
M_VREF_DO_DIMM0	0	DQS189#
M_VREF_DO_DIMM0	0	DQS190#
M_VREF_DO_DIMM0	0	DQS191#
M_VREF_DO_DIMM0	0	DQS192#
M_VREF_DO_DIMM0	0	DQS193#
M_VREF_DO_DIMM0	0	DQS194#
M_VREF_DO_DIMM0	0	DQS195#
M_VREF_DO_DIMM0	0	DQS196#
M_VREF_DO_DIMM0	0	DQS197#
M_VREF_DO_DIMM0	0	DQS198#
M_VREF_DO_DIMM0	0	DQS199#
M_VREF_DO_DIMM0	0	DQS200#
M_VREF_DO_DIMM0	0	DQS201#
M_VREF_DO_DIMM0	0	DQS202#
M_VREF_DO_DIMM0	0	DQS203#
M_VREF_DO_DIMM0	0	DQS204#
M_VREF_DO_DIMM0	0	DQS205#
M_VREF_DO_DIMM0	0	DQS206#



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
 Place these Caps near SO-DIMMA.

H=4mm
 DDR3-204P-122-GP
 62.10017.Z51
 2nd = 62.10017.V51

HR PX


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Heien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: Document Number
 Custom: **BAD40 HC** Rev: **11**


Date: Thursday, April 12, 2012 Sheet 14 of 108

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:
Place these Caps near SO-DIMMB.

HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size: Document Number: **BAD40_HC** Rev: **1**

Date: 11/25/2012, April 12, 2012 Sheet 15 of 108

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4


Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 16 of 108





L_DDC_DATA(PAGE17):
 This signal is on the LVDS interface.
 This signal needs to be left NC if eDP is
 used for the local flat panel display

DDI Port B Detect:(SDVO_CTRL_DATA)
 1: Port B detected
 0: Port B not detected

UMA_PX_Muxless
 Place near PCH

Close to PCH side




SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3 Low = A16 swap override/Top-Block Swap Override enabled High = Default

BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GF/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)






USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	USB port 2 on S/B
1	USB port 3 on S/B
2	USB port 4 on S/B(usb charger)
3	DOCK
4	BLUETOOTH(from port3)
5	Fingerprint(from port2)(NO USE)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB port1(SATA Combo), on M/B
10	3G Card
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card or USB HUB(New/Smart)

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size Custom Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 18 of 108


SSID = PCH





Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.

Deep S4/S5 Supported




Deep S4/S5 Not Supported










For platforms not supporting Deep S4/S5
 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 3.SLP_SUS# and SUSACK# are left as 'no connect'
 4.SUSWARN# used as SUSPWRDNACK/GPIO30



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



SSID = PCH



PCI_ECLKRQ1# and PCI_ECLKRQ2#
Support S0 power only

NEWCARD_PWR_EN
1215 SC

need very close to PCH





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (PCI-E/SMBUS/CLOCK/CL)
Size: Document Number
Date: Thursday, April 12, 2012



Rev: 1
Sheet: 20 of 108

SSID = PCH



SB 0923
















PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number **BAD40 HC** Rev **1**

Date: Thursday, April 12, 2012 Sheet 21 of 108


SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218





	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY

	LVDS	eDP
EDP#_LVDS	H	L




Password Clear
G2201
GAP-OPEN


1124 SC
del R2206



VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ



VRAM Size




PCHIF	6 OF 10
S_GPIO	TTC
27 EC_VPS_SMI#	A42
DGPU_HPDI_INTR#	H36
27 EC_SCI#	E38
ICC_EN#	C10
105 LAN_DIS#	C4
PCH_GPIO15	G2
SATA_ODD_PRSTNT#	U2
92,93 DGPU_PWROK	D40
PCH_GPIO22	T5
PCH_GPIO24	E8
PCH_GPIO27	A1
PLL_ODVR_EN	P8
21 PSW_CLR#	K1
PSW_CLR#	K4
DMI_OVRVLTG	V8
FDI_OVRVLTG	M5
MFG_MODE	N2
49 EDP#_LVDS	M3
TPAD14-OP-GPFP2203	1
TPAD14-OP-GP TP2204	1
TPAD14-OP-GP TP1210	1
TPAD14-OP-GPFP2210	1
TPAD14-OP-GPFP2206	1
TPAD14-OP-GPFP2208	1
TPAD14-OP-GPFP2207	1
TPAD14-OP-GPFP2209	1
PANTHER-GP-NF	

NCTF TEST PIN:
A5, A6, B3, B4, B7, B8, B9, B11, BD49, BE1, BE3, BE4, BE9, BE10, BE11, BE13, BE14, BE15, BE16, BE17, BE18, BE19, BE20, BE21, BE22, BE23, BE24, BE25, BE26, BE27, BE28, BE29, BE30, BE31, BE32, BE33, BE34, BE35, BE36, BE37, BE38, BE39, BE40, BE41, BE42, BE43, BE44, BE45, BE46, BE47, BE48, BE49, BE50, BE51, BE52, BE53, BE54, BE55, BE56, BE57, BE58, BE59, BE60, BE61, BE62, BE63, BE64, BE65, BE66, BE67, BE68, BE69, BE70, BE71, BE72, BE73, BE74, BE75, BE76, BE77, BE78, BE79, BE80, BE81, BE82, BE83, BE84, BE85, BE86, BE87, BE88, BE89, BE90, BE91, BE92, BE93, BE94, BE95, BE96, BE97, BE98, BE99, BE100


71.PANTH.00U

PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



GPIO	CPU/MISC
BMBUSY#/GPIO0	TACH4/GPIO68
TACH1/GPIO1	TACH5/GPIO69
TACH2/GPIO6	TACH6/GPIO70
TACH3/GPIO7	TACH7/GPIO71
GPIO8	
LAN_PHY_PWR_CTRL#/GPIO12	
GPIO15	
SATA4GP/GPIO16	
TACH0/GPIO17	
SCLOCK/GPIO22	
GPIO24	
GPIO27	
GPIO28	
STP_PCI#/GPIO34	
GPIO35	
SATA2GP/GPIO36	
SATA3GP/GPIO37	
SLOAD/GPIO38	
SDATAOUT0/GPIO39	
SDATAOUT1/GPIO48	
SATA5GP/GPIO49/TEMP_ALERT#	
GPIO57	
VSS_NCTF_15#BG2	
VSS_NCTF_16#BG48	
VSS_NCTF_17#BH3	
VSS_NCTF_18#BH47	
VSS_NCTF_19#BJ4	
VSS_NCTF_20#BJ44	
VSS_NCTF_21#BJ45	
VSS_NCTF_22#BJ46	
VSS_NCTF_23#BJ5	
VSS_NCTF_24#BJ6	
VSS_NCTF_25#C2	
VSS_NCTF_26#C48	
VSS_NCTF_27#D1	
VSS_NCTF_28#D49	
VSS_NCTF_29#E1	
VSS_NCTF_30#E49	
VSS_NCTF_31#F1	
VSS_NCTF_32#F49	



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT]
	LOW (R2211)- ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

PCH (GPIO/CPU)		
Size Custom	Document Number	Rev 1
BAD40 HC		
Date: Thursday, April 12, 2012	Sheet 22	of 108

SSID = PCH

PCH1H 8 OF 10

H5	VSS0		
AA17	VSS1	VSS90	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK9
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	VSS104	AM7
AD26	VSS26	VSS105	AN2
AD27	VSS27	VSS106	AN29
AD33	VSS28	VSS107	AN3
AD34	VSS29	VSS108	AN31
AD36	VSS30	VSS109	AP12
AD37	VSS31	VSS110	AP19
AD38	VSS32	VSS111	AP28
AD39	VSS33	VSS112	AP30
AD4	VSS34	VSS113	AP32
AD40	VSS35	VSS114	AP38
AD42	VSS36	VSS115	AP4
AD43	VSS37	VSS116	AP42
AD45	VSS38	VSS117	AP46
AD46	VSS39	VSS118	AP8
AD8	VSS40	VSS119	AR2
AE2	VSS41	VSS120	AR48
AE3	VSS42	VSS121	AT11
AE10	VSS43	VSS122	AT13
AE12	VSS44	VSS123	AT18
AD14	VSS45	VSS124	AT22
AD16	VSS46	VSS125	AT26
AF16	VSS47	VSS126	AT28
AF19	VSS48	VSS127	AT30
AF24	VSS49	VSS128	AT32
AF26	VSS50	VSS129	AT34
AF27	VSS51	VSS130	AT39
AF29	VSS52	VSS131	AT42
AF31	VSS53	VSS132	AT46
AF38	VSS54	VSS133	AT7
AF4	VSS55	VSS134	AU24
AF42	VSS56	VSS135	AU30
AF46	VSS57	VSS136	AU16
AF5	VSS58	VSS137	AV20
AF7	VSS59	VSS138	AV24
AF8	VSS60	VSS139	AV30
AG19	VSS61	VSS140	AV38
AG2	VSS62	VSS141	AV4
AG31	VSS63	VSS142	AV43
AG48	VSS64	VSS143	AV8
AH11	VSS65	VSS144	AW14
AH3	VSS66	VSS145	AW18
AH36	VSS67	VSS146	AW2
AH39	VSS68	VSS147	AW22
AH40	VSS69	VSS148	AW26
AH42	VSS70	VSS149	AW28
AH46	VSS71	VSS150	AW32
AH7	VSS72	VSS151	AW34
AJ19	VSS73	VSS152	AW36
AJ21	VSS74	VSS153	AW40
AJ24	VSS75	VSS154	AW48
AJ33	VSS76	VSS155	AV11
AJ34	VSS77	VSS156	AY12
AK12	VSS78	VSS157	AY22
AK3	VSS79	VSS158	AY28

PANTHER-GP-NF

71.PANTH.00U



PCH1I 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B19	VSS164	VSS264	L18
B23	VSS165	VSS265	L2
B27	VSS166	VSS266	L20
B31	VSS167	VSS267	L26
B35	VSS168	VSS268	L28
B39	VSS169	VSS269	L36
B7	VSS170	VSS270	L48
F45	VSS171	VSS271	M12
BB12	VSS172	VSS272	P16
BB16	VSS173	VSS273	M18
BB20	VSS174	VSS274	M22
BB22	VSS175	VSS275	M30
BB24	VSS176	VSS276	M32
BB28	VSS177	VSS277	M33
BB30	VSS178	VSS278	M34
BB38	VSS179	VSS279	M38
BB4	VSS180	VSS280	M4
BB46	VSS181	VSS281	M42
BC14	VSS182	VSS282	M46
BC18	VSS183	VSS283	M8
BC2	VSS184	VSS284	N18
BC22	VSS185	VSS285	P30
BC26	VSS186	VSS286	N47
BC32	VSS187	VSS287	P11
BC34	VSS188	VSS288	P18
BC36	VSS189	VSS289	T33
BC40	VSS190	VSS290	P40
BC42	VSS191	VSS291	P43
BC48	VSS192	VSS292	P47
BD46	VSS193	VSS293	P7
BD5	VSS194	VSS294	R2
BE22	VSS195	VSS295	R48
BE26	VSS196	VSS296	T12
BE40	VSS197	VSS297	T31
BF10	VSS198	VSS298	T37
BF12	VSS199	VSS299	T4
BF16	VSS200	VSS300	W34
BF20	VSS201	VSS301	T46
BF22	VSS202	VSS302	T47
BF24	VSS203	VSS303	T8
BF26	VSS204	VSS304	V11
BF28	VSS205	VSS305	V17
BD3	VSS206	VSS306	V26
BF30	VSS207	VSS307	V27
BF38	VSS208	VSS308	V29
BF40	VSS209	VSS309	V31
BF8	VSS210	VSS310	V36
BG17	VSS211	VSS311	V39
BG21	VSS212	VSS312	V43
BG33	VSS213	VSS313	V43
BG44	VSS214	VSS314	V7
BG8	VSS215	VSS315	W17
BH11	VSS216	VSS316	W2
BH15	VSS217	VSS317	W27
BH17	VSS218	VSS318	W48
BH19	VSS219	VSS319	Y12
H10	VSS220	VSS320	Y38
BH27	VSS221	VSS321	Y4
BH31	VSS222	VSS322	Y42
BH33	VSS223	VSS323	Y46
BH35	VSS224	VSS324	Y8
BH39	VSS225	VSS325	BG29
BH43	VSS226	VSS326	N24
BH7	VSS227	VSS327	AJ3
D3	VSS228	VSS328	AD47
D12	VSS229	VSS329	B43
D16	VSS230	VSS330	BE10
D18	VSS231	VSS331	BG41
D22	VSS232	VSS332	G14
D24	VSS233	VSS333	H16
D26	VSS234	VSS334	T36
D30	VSS235	VSS335	BG22
D32	VSS236	VSS336	BG24
D34	VSS237	VSS337	C22
D38	VSS238	VSS338	AP13
D42	VSS239	VSS339	M14
D6	VSS240	VSS340	AF3
E18	VSS241	VSS341	AF1
E26	VSS242	VSS342	BE16
G18	VSS243	VSS343	BC16
G20	VSS244	VSS344	BG28
G26	VSS245	VSS345	BJ28
G28	VSS246	VSS346	
G36	VSS247	VSS347	
G48	VSS248	VSS348	
H12	VSS249	VSS349	
H18	VSS250	VSS350	
H22	VSS251	VSS351	
H24	VSS252	VSS352	
H26	VSS253		
H30	VSS254		
H32	VSS255		
H32	VSS256		
H34	VSS257		
H34	VSS258		
E3			

PANTHER-GP-NF

71.PANTH.00U



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (VSS)		
Size	Document Number	Rev
A3	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 25 of 108

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock(colay)

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 26 of

108


5

4

3


2

1




SSID = KBC

PCB VERSION A/(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
SD	100.0K	47.0K	2.24V
-1	100.0K	64.9K	2.0V
-2	100.0K	76.8	1.87V
-3	100.0K	100.0K	1.65V



1227 SC
Del USB_CHARGER_STATUS#



ADT_TYPE A/(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

ADT_TYPE A/(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
UMA	100.0K	100.0K	3.3V
DISCRETE#	65W	100.0K	0V
UMA	100.0K	100.0K	3.3V
DISCRETE#	65W	100.0K	0V
UMA	100.0K	100.0K	3.3V
DISCRETE#	65W	100.0K	0V

MODEL ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
BAD50-HC	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
BAD40-HC	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V < 2.875 V
BAD30-HC	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V < 2.616 V

1128 SC

1220 SC

0604 Modify:

SB LID_CLOSE# can not pull high, because push pull suggest RN2708 Pin# change FAN_TACH1

EC_GPIO47 High Active

NCT5606Y-0 (Addr: 0x32)

0131 SD

5

4

1228 SC

1227 SC

1220 SC

1st = 71.0085.A0G

0915 SB

NCT5606Y-0 (Addr: 0x30)

0131 SD

4

3

1227 SC

1128 SC

1220 SC

1st = 71.0085.A0G

71.00795.00G

NCT5606Y-0 (Addr: 0x30)

0131 SD

3

2

SB 0915

1128 SC

1128 SC

1st = 71.0085.A0G

65W 90W#

1128 SC for model ID reporting

0131 SD

2

1

SB 0915

1128 SC

1128 SC

1st = 71.0085.A0G

65W 90W#





1128 SC for model ID reporting

0131 SD


1

SSID = Thermal

Fan controller P2793




Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



ALERT# /T CRIT#
Pull-up Resistor

R5	2Kohm	7.5Kohm	R7	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C	
7.5Kohm	79°C	89°C	99°C	109°C	119°C	
10.5Kohm	81°C	91°C	101°C	111°C	121°C	
14Kohm	83°C	93°C	103°C	113°C	123°C	
18.7Kohm	85°C	95°C	105°C	115°C	125°C	

T_CRIT temperature strapping point




HR PX

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal T7718/Fan Controller P2793**

Size: Custom Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 28 of 108



AUDIO OP AMPLIFIER

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size

A4

Document Number

BAD40 HC

Rev




1

Date: Thursday, April 12, 2012

Sheet 30 of 108

RTS5139 clcok setting

Clock	Mode 0(R3216)	Mode 1(R3215)
External 48Mhz	X	X
x'tal 12Mhz or 48Mhz	stuff	stuff



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RTS5209(CARD READER)**

Size A3 Document Number **BAD40 HC** Rev **1**

Date: Thursday, April 12, 2012 Sheet 32 of 108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 33 of

108



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

BAD40_HC

Rev

1

Date: **Thursday, April 12, 2012**


Sheet **34** of **108**

reserve




HR

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsin 221, Taiwan, R.O.C.	
USB 3.0 Controller			
Size	Document Number	Rev	
Custom	BAD40 HC	1	
Date:	Thursday, April 12, 2012	Sheet	35 of 108




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation



Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




For U3701 not OD AND gate
 R3719 to 64.15015.6DL
 R3720 to 64.75005.6DL
 R3702 to DY


MAIN BATTERY CONNECTOR




2nd BATTERY CONNECTOR



BATTERY SWITCH



1108 SC




HR PX


SSID = Charger

A8 (ANNIE/ASTRO)
PR4014, PR4016

AD+ total power	R1	R2
65w	12.4k	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K




0308 -1 for acoustic noise



Charger Current=1.4-3.6A

2nd = 79.47612.3FL
3rd = 77.54761.01L















0308 -1 for Power



<Variant Name>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	CHARGER BQ24707A
Size	Document Number
Custom	BAD40 HC
Date	Thursday, April 12, 2012
	Rev 1
	Sheet 40 of 108

0315 -1
del close gap for Layout





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		
RT8329 5V/3D3V		
Size	Document Number	Rev
Custom	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 41 of 108

SSID = CPU.Regulator




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1316+1317 CPU CORE(1/3)**

Size: A3 Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 42 of 108



2010/07/06 Power request

2010/07/06 Power request


<Variant Name>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **VT1316+1317 CPU CORE(2/3)**

Size: A3 Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet: 43 of 108



RT8237 for 1D05V



37.48 1D05V_VTT_PWRGD
Non_IAMT_SBA
IAMT_SBA

36 1D05V_LAN_PWRGD
IAMT_SBA

36,37,46,47 RUNPWROK
Non_IAMT_SBA
IAMT_SBA
19,27,36 PM_SLP_LANF
IAMT_SBA

1215 SC del for layout



$$V_{out} = 0.702 * (1 + R1/R2)$$

I_omax=15A
OCP>20A

Mag. 0.56uH 10*10*4
DCR=1.6-1.8mohm
I_{dc}=25A, I_{sat}=40A

1125 SC for RF

RT8207L for 1D5V



Close to pin23


Close to pin23

Close to output cap pin1, not inside of the output cap

Close to PIN9


+0.75VS
Iomax: 1.2A

$$V_{out} = 0.75 * (1 + R1/R2)$$




37 0D75V_EN >> PR4615 2 0R0402-PAD PWR_0D75V_EN

TPS51461 for VCCSA







Design Current = 6 A
6.6A < OCP < 7.8A

<Variant Name>




Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift






<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CRT Connector		
Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 50 of 108	



22.10296.361
2nd = 22.10296.351
3rd = 22.10296.341





HR PX

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Display Port	
Title Display Port	Document Number BAD40_HC
Size A3	Rev 1
Date: Thursday, April 12, 2012	Sheet 52 of 108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 53 of 108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1


Date: Thursday, April 12, 2012

Sheet 54 of 108

SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.






<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ITP			
Size A4	Document Number BAD40 HC		Rev 1
Date: Thursday, April 12, 2012		Sheet 55 of	108

SATA HDD Connector



ODD Connector




reserved

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
E-SATA/USB CHARGER		
Size	Document Number	Rev
Custom	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 57 of 108

Speaker Connector




20.F1621.004
2nd = 20.F1937.004

LINE OUT




22.10088.K41

MIC IN




22.10088.K41

Internal Microphone




20.F1621.004
2nd = 20.F1937.004

0308 -1 for EMI



1128 SC





<Variant Name>


<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C.</p>		
Title		
<p align="center">Audio Jack</p>		
Size	Document Number	Rev
Custom	BAD40 HC	1
Date:	Mursday, April 12, 2012	Sheet 58 of 108

SSID = LOM



SB 0922



22.10177.J21
2nd = 22.10177.J51



68.IH601.301
2nd = 68.89240.30D




SSID = USB

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB Power SW**

Size A4	Document Number BAD40 HC	Rev 1
------------	------------------------------------	-----------------



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

Size

A3

Document Number

BAD40_HC

Rev

1

Date:

Thursday, April 12, 2012

Sheet

62

of

108

5

4

3

2

1

D

D

C

C

B

B

A

A

SSID = User.Interface
Bluetooth Module conn.

reserved 1216

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number


BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 63 of 108

Finger printer



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

BAD40 HC




Rev
1

Date: Thursday, April 12, 2012



Sheet 64 of 108

SSID = Wireless

Mini Card Connector(3GLAN)



0103 SC change to 62.10043.H61



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **3G**

Size: Custom Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 66 of 108

reserved

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

mSATA

Size
A4

Document Number

BAD40 HC




Rev
1

Date: Thursday, April 12, 2012


Sheet 67 of

108



Power button LED




Power STDBY_LED





Caps Lock LED




Battery LED2 (DC_BATFULL)



SATA HDD LED




Battery LED1 (CHARGE)





1107 SC Del BXD PWR LED

0302 -1 Del PWR BTN

SSID = KBC




TOUCH PAD 1.0 pitch



COMPONENT - BOTTOM VIEW


J1 PIN ASSIGNMENT:
 PIN1 : TP_L
 PIN2 : TP_R
 PIN3 : GND
 PIN4 : PS2_CLK
 PIN5 : PS2_DAT
 PIN6 : VDD

Finger Printer 0.5 pitch



Pin No.	Define
1	ESD ground
2	USB D- Signal
3	USB D+ Signal
4	GND
5	NC
6	3.3V Power pin

Rubber Dome 1.0 pitch




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: Custom Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 1 Sheet 89 of 108



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number

BAD40 HC


Rev
1

Date: Thursday, April 12, 2012

Sheet 70 of 108

108

SB modify to test pad



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 71 of 108

108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

BAD40_HC

Rev

1

Date:

Thursday, April 12, 2012

Sheet

72

of

108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

BAD40_HC



1

Date: Thursday, April 12, 2012

Sheet 73 of 108


SD/XD/MS Card Reader

SSID = SDIO



20.I0135.001

2nd = 20.I0129.001




<Variant Name>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title		
CARD Reader CONN		
Size	Document Number	Rev
A4	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 74 of 108

SSID = ExpressCard

DIP階 For Expresscard socket



+1.5V_CARD Max. 650mA, Average 500mA.
 +3.3V_CARD Max. 1300mA, Average 1000mA
 +3.3V_CARDAUX Max. 275mA



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **New Card**

Size A3 Document Number: **BAD40_HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 75 of 108

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 76 of 108


5

4

3

2

1



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

BAD40_HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 77 of 108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 78 of 108

(Blanking)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet 80 of 108

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BAD40 HC

Rev
1

Date: Thursday, April 12, 2012

Sheet **81** of **108**



5

4



3

2

1







5,18,27,31,32,36,65,66,71,75,83,97,105,19,27 PM_CLKRUN#



<Variant Name>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title IO Board Connector		
Size Custom	Document Number BAD40_HC	Rev 1
Date: Thursday, April 12, 2012 Sheet 82 of 108		



IU Under GPU
 4.7U NEAR TO GPU
 10U mid TO GPU

IU Under GPU
 4.7U NEAR TO GPU
 10U mid TO GPU

3.3V +/- 5%
 120mA
 (See NV DG)

1.05V +/- 3%
 120mA
 (See NV DG)


1.05V +/- 3%
220mA
(See NV DG)
DIS_PX

120ohm@100MHz DCR=0.05
L8401
1005V_VGA_S0
DIS_PX

3.3V +/- 5%
220mA
(See NV DG)
DIS_PX_Muxless


180ohm@100MHz ESR=0.15 DCR=0.09
Near GPU

Near GPU Under GPU




LVDS


71.0N13P.00U DIS_PX_Muxless



IFPC HDMI




IFPD eDP



IFPE


IFPF

1117 SC del for layout
DIS_PX




IFPE

IFPF




71.0N13P.00U DIS_PX_Muxless

1.05V +/- 3%
285mA
(See NV DG)
DIS_PX



Near GPU.

3.3V +/- 5%
440mA (220mA each, max 2 links)
(See NV DG)
DIS_PX



Near GPU.

300ohm@100MHz ESR=0.25ohm

3.3V +/- 5%
120mA
(See NV DG)

1.05V +/- 5%
150mA
(See NV DG)

300ohm@100MHz DCR=0.02

180ohm@100MHz ESR=0.15 DCR=0.09

Near GPU.








Table 15.3 Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD	Pull-down to GND
5k	1000	0000
10k	1001	0001
15k	1010	0010
20k	1011	0011
25k	1100	0100
30k	1101	0101
35k	1110	0110
45k	1111	0111

25Kohm 5Kohm 10Kohm 30Kohm
64.24925.6DL 64.49915.6DL 64.10025.6DL 64.30025.6DL

NVIDIA TABLE

ROM_SI	Hynix 2G 0110 128M*16*8 900MHZ	Hynix 1G 0010 64M*16*8 900MHZ	Samsung 1G 0011 64M*16*8 900MHZ	Samsung 2G 0111 128M*16*8 900MHZ
	34.8Kohm 64.34825.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL

Table 111. Display Link to SORX_EXPOSED Bit Mapping

Displays Link Mode	I/FP/A/B	SOR1_EXPOSED = 1	SOR2_EXPOSED = 1	SOR3_EXPOSED = 1	LVDS	SOR0_EXPOSED = 0	eDP	SOR2_EXPOSED = 0	SOR3_EXPOSED = 0	Not in Use	SOR0_EXPOSED = 0
S/H Mode	I/FP/A/B	SOR1_EXPOSED = 1	SOR2_EXPOSED = 1	SOR3_EXPOSED = 1							
	IFPC	SOR1_EXPOSED = 1	SOR2_EXPOSED = 1	SOR3_EXPOSED = 1							
	IFPE	SOR1_EXPOSED = 1	SOR2_EXPOSED = 1	SOR3_EXPOSED = 1							

Strap3

	DEVID	ROM-SCLK	strap2
N13P-GL-A1	0x0DE9	0010 PD 15K	1001 PU 10K
N13P-GS-ES-A1	0x0FDE	1000 PU 4.99K	1011 PU 20K
N13P-GS-A1	0x0FD2	1000 PU 4.99K	0010 PD 15K

For N13P-GS-A1


Strap Pin Name	Logical strapping name bit#3	Logical strapping name bit#2	Logical strapping name bit#1	Logical strapping name bit#0
ROM_SCLK	PCL_DEVID[4]	SUB_VENDOR	PCL_DEVID[5]	PEX_PLL_EN_TER_#1
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
Hynix 2G	0	1	1	0
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCL_DEVID[3]	PCL_DEVID[2]	PCL_DEVID[1]	PCL_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCL_SPEED_EXPOSED_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33V

Table 15.8 User Straps

User[3:0]	Type	Resolution	Sync	Notes
0000	XGA	1024 x 768	-/-	
0001	XGA	1024 x 768	+/+	
0010	SXGA	1280 x 1024	-/-	
0011	SXGA+	1400 x 1050	-/-	
0100	LUXGA	1600 x 1200	+/+	
0101	QXGA	2048 x 1536	+/+	Reduced Blanking
0110	SXGA+	1400 x 1050	-/-	
0111	SVGA	800 x 600	+/+	
1000 - 1100	-	-	-	Customer defined (Default)
1111	-	-	-	EDID is used

Strap0

EDP 50A (TDP 37W)



Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

GPU_DPPWR/GND(5/5)


Document Number: **BAD40 HC**

Rev: **1**

Date: Thursday, April 12, 2012

Sheet: 87 of 108

1D5V_VGA_S0




VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8



FB CMD mapping Mode D-N12x

VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001

1D5V_VGA_S0



VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU-VRAM3,4 (2/4)

Size: Custom Document Number: BAD40_HC Rev: 1

Date: Thursday, April 12, 2012 Sheet: 89 of 108



CLOSE TO THE MEMORY

DIS_PX_Muxless

VRAM = Hy2GX8,Sam1GX8,Hynix1GX8,Sam2GX8

VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001


-Variant Name-

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title


GPU-VRAM7,8 (4/4)

Size	Document Number	Rev
Custom	BAD40 HC	1
Date:	Thursday, April 12, 2012	Sheet 91 of 108




Change NETNAME
2011.07.22 way1ex

+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0




1D8V_S0 to 1D8V_VGA_S0

1125 SC Del Q9306






1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

<Variant Name>

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DISCRETE VGA POWER	
Size Custom	Document Number BAD40 HC
Date: Thursday, April 12, 2012	Sheet 93 of 108
Rev 1	

LVDS




SEL->L (X=nX0), H (X=nX1)


SEL1 Control A-H

SEL2 Control DDC1, DDC2


Panel BL brightness




Power En



BL En








Panel BL brightness/Power En/BL En



-Variant Name-

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	LVDS Switch
Size	Document Number
Custom	BAD40 HC
Date:	Thursday, April 12, 2012
Sheet	94 of 108
Rev	1

CRT DDCDATA & DDCCLK



<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Switch**

Size A3 Document Number: **BAD40_HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 95 of 108

SSID = SDIO




Check test point

- 3D3V_S0 → 1 → AFTP1
- 3D3V_AUX_S0 → 1 → AFTP7
- 3D3V_S50 → 1 → AFTP8
- 5V_S50 → 1 → AFTP9
- 19.27 PM_PWRBTM <<< → 1 → AFTP10
- 1.4/11_H_CUPWRGD → 1 → AFTP12
- 27.36,107 SS_ENABLE <<< → 1 → AFTP13
- 5.18,27.31,32.36,65.69,71.75,82.83,105 PLT_RST1 >>> → 1 → AFTP13

Test Point放在Dimm Door打開可量測處


Power Sequence



Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO




(DC mode)

red word: KBC GPIO






PCH SMBus Block Diagram





KBC SMBus Block Diagram




Thermal Block Diagram

Audio Block Diagram



<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal/Audio Block Diagram			
Size	Document Number	Rev	
Custom	BAD40 HC	1	
Date:	Thursday, April 12, 2012	Sheet	102 of 108





1208 SC

1117 SC del eDP SMBUS



From GPU








L--->Port A
H--->Port B

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Switch GFX DP**

Size A3	Document Number	Rev
	BAD40 HC	1
Date: Thursday, April 12, 2012	Sheet 103	of 108





<Variant Name>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BOTTOM DOCKING**


Size: A3 Document Number: **BAD40 HC** Rev: **1**

Date: Thursday, April 12, 2012 Sheet 104 of 108




1201 SC

1206 SC swap for layout





LAN switch



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LAN SWITCH		
Size A3	Document Number BAD40_HC	Rev 1
Date Thursday, April 12, 2012	Sheet 106	of 108



USB charger @ USB30 BD

<Variant Name>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title: **USB Charger/ 5V S5**

Size A4	Document Number BAD40 HC	Rev 1
Date: Thursday, April 12, 2012	Sheet 107 of	108

reserve

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB2 HUB AU6256

Size

Document Number

BAD40 HC

Rev

1

Date: Thursday, April 12, 2012

Sheet 108 of 108