

# Hummingbird1\_HR

## DIS/UMA/Muxless Schematics Document

### Sandy Bridge

### Intel PCH

*DY :None Installed*  
*DIS:DIS installed*  
*DIS\_Muxless :BOTH DIS or Muxless installed*  
*DIS\_PX:BOTH DIS or PX installed*  
*DIS\_PX\_Muxless:DIS or PX or Muxless installed.*  
*Muxless: Muxless installed.(PX4.0)*  
*PX:MUX installed.(PX3.0)*  
*PX\_Muxless:BOTH PX or Muxless installed.*  
*UMA:UMA installed*  
*UMA\_Muxless:BOTH UMA or Muxless installed*  
*UMA\_PX\_Muxless:UMA or PX or Muxless installed*

*ANNIE: ONLY FOR ANNIE solution.*  
*PSL: KBC795 PSL circuit for 10mW solution installed.*  
*10mW: External circuit for 10mW solution installed.*  
*65W: for 65W adaptor installed.*  
*90W: for 90W adaptor installed.*

Dr-Bios.com

<Variant Name>


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<b>Cover Page</b>			
Size	Document Number	Rev	
A3	<b>Hummingbird1_HR</b>	<b>-2</b>	
Date:	Tuesday, April 17, 2012	Sheet	1 of 102

Project code : 91.4QP01.001

PCB P/N :

# Revision : 2 Hummingbird1\_HR Block Diagram

<b>SYSTEM DC/DC</b> APL5916KAI 48		<b>CPU DC/DC</b> NCP6131S52MNR 42-43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE
<b>SYSTEM DC/DC</b> UP6128PQDD 45		<b>SYSTEM DC/DC</b> UP6183PQAG 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
<b>SYSTEM DC/DC</b> UP6165BQKF 46		<b>SYSTEM DC/DC</b> NCP5911MNTBG 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC GFXCORE_PWR
<b>VGA</b> RT8208BGQW 92			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	DCBATOUT	VGA_CORE
<b>TI CHARGER</b> BQ24745RHDR 40			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	BT+	DCBATOUT	BT+
<b>SYSTEM DC/DC</b> RT9025 47			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0	1D8V_S0	3D3V_S0	1D8V_S0
<b>SYSTEM DC/DC</b> RT9025-25PSP 93			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0	3D3V_S5	1D8V_VGA_S0
<b>Switches</b>			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0	3D3V_S0	3D3V_VGA_S0
<b>PCB LAYER</b>			
L1:Top	L4:Signal	L2:VCC	L5:GND
L3:Signal	L6:Bottom		



HR PX

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **Hummingbird1\_HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 2 of 102

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

**USB Table**

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

**SATA Table**

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

**PCIE Routing**

LANE1	Mini Card2 (WWAN)
LANE2	Mini Card1 (WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

**SMBus ADDRESSES**

I <sup>2</sup> C / SMBus Addresses		Ref Des	HURON RIVER ORB Bus	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

Variant Name:

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Table of Content**

File: **Hummingbird1 HR**

Size A3 Document Number **HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 3 of 102

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCMP0 keep W/S=4/15 mils and routing length less than 500 mils.

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.




NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.




SSID = CPU



Connect EC to PROCHOT# through inverting OD buffer.




Signal Routing Guideline: SM\_RCOMP keep routing length less than 500 mils.



Disabling Guidelines:  
 If motherboard only supports external graphics or without eDP,  
 Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5%  
 resistor.  
 Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5%  
 resistor. power (~15 mW) may be wasted.

Dr-Bios.com

**SSID = CPU**




Dr-Bios.com

<Core Design>

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (DDR)

Size A3	Document Number	Rev
	<b>Hummingbird1 HR</b>	<b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 6 of 102	



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


PEG DEPER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Dr-Bios.com




Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

VCC\_CORE PROCESSOR CORE POWER: 53A



VCC Output Decoupling CAP Recommendation:

- 1. 1.9m Ohm loadline design: (for SW)
  - 4 x 470 uF
  - 25 x 22 uF
  - 35 x 2.2uF
- 2. 2.9m Ohm loadline design: (for ULV/LV)
  - 3 x 330uF
  - 12 x 22uF
  - 16 x 2.2uF



SANDYBRIDGE

ATGAINS #800


PEG AND DDR

POWER




QUIET RAILS

SVID

SENSE LINES



VCCIO Output Decoupling CAP Recommendation:  
2 x 330 uF 10 x 10 uF (0603)  
26 x 1uF(0402)




Check Pull high ??





PROCESSOR 1.05V Quiet rail for DDR block (BGA only)  
+V1.05S\_VCCPQE should be short to +V1.05S\_VCCP\_DDR\_R on board

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7  
For CRB VIDALERT# need to pull high 75 ohm close to CPU




Place near processor







**SSID = CPU**




VAXG Output Decoupling CAP Recommendation:

- 3.9m ohm loadline design: (for GT2)
  - 2 x 470 uF      6 x 22 uF (0805)
  - 6 x 10 uF (0603)   11 x 1 uF (0402)
- 4.9m ohm loadline design: (for G1)
  - 2 x 330 uF      5 x 22 uF (0805)
  - 6 x 10 uF (0603)   6 x 1 uF (0402)




VCCPLL Output Decoupling CAP Recommendation:



- 1 x 330 uF
- 2 x 1 uF (0402)




Layout Note: Place under CPU



**POWER**



**S3 power reduction DDR Vref schematic**  
 Refer to the latest Huron River Mainstream PDG (Doc# 438297) for more details  
 Routing Guideline:  
 Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.




Layout Note: Place during CPU & VR


Layout Note: Place under CPU

Layout Note: Place near SM\_VREF pin


VDDQ Output Decoupling Recommendation:  
 1 x 330 uF      8 x 10uF (0603)  
 10 x 1 uF (0402)



**PROCESSOR DDR 1.5V QUIET RAIL (BGA only)**  
 +V1.5S\_VCCDQ\_Q should be short to +V1.5S\_VCCDQ on board



Delete off page H\_FC\_C22 SA



Power Delivery DG; #139028  
 A 1-K pull-down resistor should be placed on the VCCSA\_VID lines.

<Core Design>



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number: **Hummingbird1\_HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 9 of 102

SSID = CPU



NCTF

NCTF\_VSS\_NCTF#A5  
 NCTF\_VSS\_NCTF#A57  
 NCTF\_VSS\_NCTF#BC61  
 VSS\_NCTF  
 VSS\_NCTF  
 VSS\_NCTF  
 VSS\_NCTF  
 NCTF\_VSS\_NCTF#BG5  
 NCTF\_VSS\_NCTF#BG57  
 NCTF\_VSS\_NCTF#C3  
 VSS\_NCTF  
 VSS\_NCTF  
 NCTF\_VSS\_NCTF#E1  
 NCTF\_VSS\_NCTF#E61

NCTF TEST PIN:  
 A5, A57, BC61, BG5, BG57, C3, E1, E61

Dr-Bios.com

<Core Design>

**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 10 of 102

Blanking

Dr-Bios.com

HR PX

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **XDP**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 11 of 102

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 12 of 102

(Blanking)

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A4

Document Number

**Hummingbird1 HR**

Rev






**-2**

Date: Tuesday, April 17, 2012

Sheet 13 of

102

Dr-Bios.com



SSID = MEMORY

Dr-Bios.com

HR PX

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<b>DDR3-SODIMM2</b>			
Size	Document Number	Rev	
Custom	<b>Hummingbird1 HR</b>	<b>-2</b>	
Date:	Tuesday, April 17, 2012	Sheet 15	of 102



(Blanking)

Dr-Bios.com


<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR3-SODIMM2**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 16 of 102





**L\_DDC\_DATA(PAGE17):**  
This signal is on the LVDS interface.  
This signal needs to be left NC if eDP is used for the local flat panel display

Place near PCH

Impedance: 90 ohm


Close to PCH side

Delete CRT pull down resistor



Close to Connector side

Impedance: 90 ohm TM request to change 85-ohm




Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_0]P	SDVO_RED	DDPB_0]P	TMDSB_DATA2
	DDPB_0]N	SDVO_RED#	DDPB_0]N	TMDSB_DATA2#
	DDPB_1]P	SDVO_GREEN	DDPB_1]P	TMDSB_DATA1
	DDPB_1]N	SDVO_GREEN#	DDPB_1]N	TMDSB_DATA1#
	DDPB_2]P	SDVO_BLUE	DDPB_2]P	TMDSB_DATA0
	DDPB_2]N	SDVO_BLUE#	DDPB_2]N	TMDSB_DATA0#
	DDPB_3]P	SDVO_CLK	DDPB_3]P	TMDSB_CLK
	DDPB_3]N	SDVO_CLK#	DDPB_3]N	TMDSB_CLK#
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_AUXP	NA	DDPB_AUXP	NA
DDPB_HPDP	NA	DDPB_HPDP	HDMI_B_HPDP	
SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK	
SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA	


<Variant Names>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**  
Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**  
Date: Tuesday, April 17, 2012 Sheet 17 of 102




**SSID = PCH**




A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



BOOT BIOS Strap

GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



DEBUG Card

71	CLK_PCL_LPC	<<<	R1804	1	22R2J-2-GP	CLK_PCL_LPC_R	H49
PCH	CLK_PCL_FB	<<<	R1805	1	22R2J-2-GP	CLK_PCL_FB_R	H43
KBC	CLK_PCL_KBC	<<<	R1806	1	22R2J-2-GP	CLK_PCL_KBC_R	H48


OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)

DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW Set to Vcc when HIGH
--------	---


CRB : 2.2K  
CRKTT: 1K

Sandy Bridge / Ivy Bridge Processor  
PROC\_SELECT# connected to DF\_TV5  
via 1kΩ (MB) , via 4.7kΩ (DT).  
DF\_TV5 needs PU via 2.2kΩ to VccDFTERM



USB Ext. port 1 (HS)  
External debug port use on Huron river platform  
**USB Table**

Pair	Device
0	Touch Panel / 3G SIM(DY)
1	USB Ext. port 1 (HS)
2	Fingerprint (DY)
3	BLUETOOTH
4	Mini Card2 (WWAN) (DY)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA (DY)
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card (DY)



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**





Date: Tuesday, April 17, 2012 Sheet 18 of 102

Dr-Bios.com

**SSID = PCH**





Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
 DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.



System Power Management



Deep S4/S5 Supported

Deep S4/S5 Not Supported



- For platforms not supporting Deep S4/S5
- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
  - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
  - 3.SLP\_SUS# and SUSACK# are left as 'no connect'
  - 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (DM I/FDI/PM)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 19 of 102

**SSID = PCH**


**USB3.0 CLK**



- 82 PCIE\_RXN6
- 82 PCIE\_RXP6
- 82 PCIE\_TXN6
- 82 PCIE\_TXP6

**WWAN CLK**





**WLAN CLK**



**DDR3 DIMM**

**KBC**



For DIS\_PX mode or MXM mode.




Delete Pull down R

-SA Athero suggest PU 4.7K

check list:  
A 10K-ohm PU still need to be used



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.





**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 20 of 102

**SSID = PCH**



**Flash Descriptor Security Override**

HDA_SDOUT	Low = Default High = Enable
-----------	--------------------------------


**No Reboot Strap**

HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------

**PLL ODVR VOLTAGE**

HDA_SYNC	Low = 1.8V (Default) High = 1.5V
----------	-------------------------------------

This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310







HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage pull-up when powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.

INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Low - Enable external VRs

**RTC Reset**



27 ME\_UNLOCK <<< R2107 1KR2J-1-GP HDA\_SDOUT



<Variant Name>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (SPI/RTC/LPC/SATA/IHDA)	
Size A3	Document Number	Hummingbird1 HR	
Date: Tuesday, April 17, 2012	Sheet	21	of 102
		Rev -2	



# SSID = PCH

Note:  
For PCH debug with XDP, need to NO STUFF R2218




GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY







## Pass Word Clear



PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)

VRAM Frequency  
Pull high: 800MHZ  
Pull low :900MHZ



TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE  
GPIO37 (FDI\_OVRVLTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE  
GPIO36 (DMI\_OVRVLTG) LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable  
ICC\_EN# HIGH (R2211 DY) - DISABLED [DEFAULT]  
LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

GPIO48 DRAM_Type4	GPIO65 DRAM_Type3	GPIO70 DRAM_Type1	GPIO71 DRAM_Type2	Status
0	0	0	0	Nanya 2G
0	0	0	1	Micron 2G
0	0	1	0	HYNIX 2G
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	Nanya 4G
1	0	0	1	Micron 4G
1	0	1	0	Samsung 4G
1	0	1	1	ELPIDA 4G
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 22 of 102





Dr-Bios.com

<Variant Name>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 23 of 102


**SSID = PCH**



**Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails**

Va	Vb	Power-Up Requirement	Power-Down Requirement
VSREF_SUS	VCCSUS3_3	a) VCCSREF_SUS must be powered up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V. b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V.
VSREF	VCC3_3	a) VSREF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER)**


Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 24 of 102


**Dr-Bios.com**

APR suggest DY Cayp to prevent leakage current

SSID = PCH



COUGAR-GP-U2-NF



COUGAR-GP-U2-NF



Dr-Bios.com

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: **1 Wednesday, April 17, 2012** Sheet **25** of **102**

# Blanking

Dr-Bios.com


<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock(colay)**


Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 26 of 102



SSID = KBC

PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
-1M	100.0K	64.9K	2.0V
-2	100.0K	76.8K	1.87V
-3	100.0K	100K	1.65V
-3M	100.0K	143.0K	1.358V
-1M For Pch B3	100.0K	174.0K	1.204V




0604 Modify:  
RN2704 pull-Low 10K Resistor to DY  
on BLUETOOTH\_EN.

NOTE:  
Connect GND and AGND planes via either  
0R resistor or one point layout connection.

EC GPIO standard PH/PL

PSL SOLUTION  
(Power Switch Control Logic)



EC\_GPIO47 High Active

ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

65W 90W#  
High: 65W / Low 40W  
DISCRETE#  
High: UMA / Low: Discrete

HR PX

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchi,  
Taipei Hsien 221, Taiwan, R.O.C.

File: **KBC Nuvoton NPCE795**


Site: **Hummingbird1 HR**

Rev: **-2**


Date: 105549, April 17, 2012 Sheet: 22 of 102

**SSID = Thermal**

# Thermal sensor P2800




Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.






[Rev B]


1.H/W T8 Shutdown  
74.02800.B71



\*Layout\* 15 mil




For PWM FAN  
2nd = 20.F1261.004  
20.F0866.004





Dr-Bios.com



HR PX		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Thermal P2800/Fan Controller P2793</b>		
Size A3	Document Number	Rev -2
Date: Tuesday, April 17, 2012	Sheet 28	of 102



if use LDO, have to PVDD have been ramp up after AVDD, if not, might occur issue  
 PM\_SLP\_S3# driver strength is insufficient, if no stuff, waveform will abnormally when S3 mode



Q2901 BSS138-8-GP  
**84.00138.H31**  
 ESD protection: 2KV  
 Max Vgs(th) 1.8V  
 MIC2V Ref voltage is 2.5V because Vgs(th) concern can't use 2N702 for desing



<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Audio Codec</b>	
Title	<b>Hummingbird1 HR</b>
Size A3	Document Number
Date: Tuesday, April 17, 2012	Rev <b>-2</b>



# AUDIO OP AMPLIFIER

# Blanking

Dr-Bios.com

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Audio AMP</b>			
Size	Document Number		Rev
A4	<b>Hummingbird1 HR</b>		<b>-2</b>
Date:	Tuesday, April 17, 2012		Sheet 30 of 102

# Blanking

Dr-Bios.com

<Variant Name>		
<b>緯創資通</b>		<b>Wistron Corporation</b>
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
Title		
<b>AR8158</b>		
Size	Document Number	Rev
A3	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 31 of 102

Card reader move to small board

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **RTS5159 (CARD READER)**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 32 of 102

Dr-Bios.com

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 33 of 102

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 34 of 102



# Blanking

Dr-Bios.com


HR PX

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>USB 3.0 Controller</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 35 of	102



# Power Sequence



# ANNIE Run Power



Modify the MOS package for placement



HR PX

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **Power Plane Enable**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**


Date: Tuesday, April 17, 2012 Sheet 36 of 102




Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation




Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK




Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK  
S3 Power Reduction Circuit SM\_DRAMRST#



For U3701 not OD AND gate  
R3719 to 64.15015.6DL  
R3720 to 64.75005.6DL  
R3702 to DY

SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic



HR PX

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title <b>ADAPTER</b></p>	
Size A3	Document Number <b>Hummingbird1 HR</b>
Date: Tuesday, April 17, 2012	Sheet 37 of 102
	Rev <b>-2</b>



Move to small board

HR PX

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DCIN JACK**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 38 of 102

Dr-Bios.com

Move to small board

<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size

A4

Document Number

**Hummingbird1 HR**

Rev

**-2**

Date: Tuesday, April 17, 2012

Sheet 39 of

102


Dr-Bios.com

Move to small board

Dr-Bios.com

<Variant Name>		
緯創資通		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>CHARGER BQ24745</b>		
Size	Document Number	Rev
A3	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 40 of 102

SSID = PWR.Plane.Regulator 3p3v5v



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 2.2U PCMC063T-2R2MM Cynotec 18mohm/20mohm Isat =10Arms 68.2R210.20B  
 O/P cap: ST220U6D3VDM-20GP 25mOhm / 77.22271.27L  
 H/S: FDMC8884-GP / 22mOhm/30mOhm@4.5Vgs / 84.08884.A37  
 L/S: FDMC7692-GP / 9.5mOhm/11.5mOhm@4.5Vgs / 84.07692.A37

I/P cap:10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 1.50UH PCMC104T-1R5 Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: ST220U6D3VDM-20GP 25mOhm / 77.22271.27L  
 H/S: SIR172DP-T1-GE3-GP / 10.3mOhm/12.4mOhm@4.5Vgs / 84.00172.037  
 L/S: SIR460DP-T1-GE3-GP / 4.9mOhm/6.1mOhm@4.5Vgs / 84.00460.037

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

TPS51125:

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TPS2058:


TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



X01 2011\_02\_08



SSID = CPU.Regulator



<Variant Name>



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1316+1317 CPU CORE(1/3)**

Size A3 Document Number **Hummingbird1\_HR** Rev **-2**


Date: Tuesday, April 17, 2012 Sheet 42 of 102

Dr-Bios.com



Dr-Bios.com

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	<b>VT1316+1317 CPU CORE(2/3)</b>	
Size	Document Number	Rev
A3	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 43 of 102



Dr-Bios.com

Change to 0603 4V

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	VT1316+1317 CPU CORE(3/3)	
Size A3	Document Number	Rev
	Hummingbird1 HR	-2
Date:	Tuesday, April 17, 2012	Sheet 44 of 102


Delete the old version VT386F circuit

140mils or Copper Shape

Design Current = 12A  
15.6A<OCP< 17.7A

100mils or Copper Shape

Change to 0603\_4V





Dr-Bios.com

<p>&lt;Variant Name&gt;</p> <p><b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p><b>VT386 +1.05V VTT</b></p>	
<p>Size</p> <p>A3</p>	<p>Document Number</p> <p><b>Hummingbird1 HR</b></p>
<p>Date</p> <p>Tuesday, April 17, 2012</p>	<p>Rev</p> <p><b>-2</b></p>
<p>Sheet 45 of 102</p>	




**SSID = PWR.Plane.Regulator\_lp5v0p75v**



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	Frequency	Discharge Mode
PR5003	400kHz	Tracking Discharge
200k ohm	300kHz	
100k ohm	300kHz	Non-tracking Discharge
68k ohm	400kHz	
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: IND-1D5UH-23-GP 14mohm/15mohm Isat =18Arms 68.1R510.10K  
 O/P cap: SE330U2VDM-L-GP 9mOhm / 79.33719.L01  
 H/S: SIS412DN-T1-GE3-GP / 24mOhm/30mOhm@4.5Vgs / 84.00412.037  
 L/S: SI7716ADN-T1-GE3-GP / 13.5mOhm/16.5mOhm@4.5Vgs / 84.07716.037



Dr-Bios.com

<Variant Name>


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 +1.5V SUS**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 46 of 102

**SSID = PWR.Plane.Regulator\_1p8v**




<Variant Name>

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>DC CONVERTER_1D8V</b>	
Size A4	Document Number <b>Hummingbird1 HR</b>
Date: Tuesday, April 17, 2012	Rev <b>-2</b>
Sheet 47 of 102	

Dr-Bios.com

# TPS51461 for VCCSA



68.R4710.10M  
 Id=17.5-26A  
 DCR=4-4.2mohm  
 Size=6.5X6.9X3  
 Design Current = 4.2A  
 6.6A<OCP< 7.8A

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V (SV)
		0.85V (ULV)

TYPE	PR4813
SV	DY
ULV	33K

Dr-Bios.com

<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51461\_VCCSA**


Size A3	Document Number	Rev
Date: Tuesday, April 17, 2012	Hummingbird1 HR	-2

Sheet 48 of 102


**SSID = VIDEO**

Reverse the pin define because of cable issue


LVDS CONNECTOR



INVERTER POWER






Camera Power



**SSID = VIDEO**

LCD POWER for ANNIE



Dr-Bios.com

<Variant Name>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: <b>LCD Connector</b>		
Size A3	Document Number: <b>Hummingbird1 HR</b>	Rev: <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 49 of 102	

Pull High 5V Design on CRT Board  
CRT DDCDATA & DDCCLK level shift


Dr-Bios.com

<Variant Name>		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>CRT Connector</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 50 of	102

# SSID = VIDEO HDMI Level Shifter & CONNECTOR



Close to HDMI Connector




Q5105  
 2N7002K-2-GP  
 84.2N702.J31  
 2ND = 84.2N702.031

Close to Level Shift



Q5104  
 2N7002KDW-GP  
 84.2N702.A3F  
 2nd = 84.DM601.03F



2nd = 22.10296.311  
 3rd = 22.10296.501  
 22.10296.271

Dr-Bios.com

<Core Design>		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>HDMI Level Shifter/Connector</b>		
Title	Document Number	Rev
Size A3	<b>Hummingbird1 HR</b>	
Date: Tuesday, April 17, 2012	Sheet 51	of 102

Dr-Bios.com

HR PX

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size

Document Number

Rev

A3

Hummingbird1 HR

-2

Date: Tuesday, April 17, 2012

Sheet 52 of 102

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **S-VIDEO**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 53 of 102



(Blanking)

Dr-Bios.com

<Variant Name>

<b>緯創資通</b>	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	<b>Reserved</b>	
-------	-----------------	--


Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012	Sheet 54 of 102
-------------------------------	-----------------

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



Dr-Bios.com


<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>ITP</b>		
Size	Document Number	Rev
A4	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 55 of 102

SSID = SATA

# SATA HDD Connector



## ODD Connector

Without ODD

# Dr-Bios.com





ESATA Power

USB CHARGER

Dr-Bios.com

<Variant Name>		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>E-SATA/USB CHARGER</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 57 of	102

# SSID = AUDIO



<Variant Name>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Audio Jack</b>		
Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 58 of 102	

Dr-Bios.com

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.


# Without LAN

Dr-Bios.com


<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LAN CONNECTOR</b>			
Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>	
Date: Tuesday, April 17, 2012		Sheet 59 of	102


**SPI FLASH ROM (4M byte) for PCH**  
**SSID = Flash.ROM**



*SPI ROM Equal length need to less than 500mil*  
*SPI ROM Equal length need to less than 500mil*



**SSID = RBATT**




Dr-Bios.com

HR PX		<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>Flash/RTC</b>			
Size: A3	Document Number: <b>Hummingbird1 HR</b>	Rev: <b>-2</b>	
Date: Tuesday, April 17, 2012	Sheet: 60	of:	102


**SSID = USB**

**IO Board USB Power**




1st = 74.02101.079

2nd = 77.C2271.00L



2nd = 22.10321.D91

22.10321.211



2nd = 22.10321.D91

22.10321.211

Dr-Bios.com

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size A3 Document Number: **Hummingbird1 HR** Rev: **-2**

Date: Tuesday, April 17, 2012 Sheet 61 of 102



# Blanking

Dr-Bios.com

<Variant Name>		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>USB 3.0 Port</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 62 of	102

5 4 3 2 1

**SSID = User.Interface**  
Bluetooth Module conn.

Without BT

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Bluetooth**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 63 of 102

# Finger printer

## JE40 delete FP function



<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size  
A4

Document Number

**Hummingbird1 HR**

Rev  
**-2**

Date: Tuesday, April 17, 2012


Sheet 64 of

102

Dr-Bios.com

**SSID = Wireless**

### C Sensor



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>MINICARD(WLAN)/ITP CONN</b>		
Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 65 of 102	

Dr-Bios.com

5 4 3 2 1

**SSID = Wireless**

# Blanking

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **WWAN Connector**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 66 of 102

# Blanking

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **M-SATA**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 67 of 102

SSID = User.Interface


*Move to power board*

for factory test

<Variant Name>		
<b>緯創資通</b>		<b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>
Title <b>LED Bard/Power Button</b>		
Size Custom	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 68	of 102

SSID = KBC

# Internal KeyBoard Connector




MB 與 KB PIN to PIN



Change KB from 下接觸 to 上接觸  
KB Pin define need to check again

# TOUCH PAD



Change back to 1mm pin pitch connector  
Switch the pin order SA

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size  
A4

Document Number

Hummingbird1 HR

Rev  
-2


Date: Tuesday, April 17, 2012

Sheet 69 of 102

Dr-Bios.com



Change from 3D3V\_AUX\_KBC to 3D3V\_AUX\_S5



<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4

Document Number


**Hummingbird1 HR**

Rev  
**-2**

Date: Tuesday, April 17, 2012

Sheet 70 of 102

Dr-Bios.com



<Variant Name>

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Dubug connector</b>		
Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 71 of 102	

Dr-Bios.com

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 72 of 102

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 73 of 102

# *SD/XD/MS Card Reader*

Card reader move to small board

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CARD Reader CONN**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 74 of 102

Dr-Bios.com

SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA

Dr-Bios.com

<Variant Name>

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>New Card</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 75 of 102	

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 76 of 102

(Blanking)

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 77 of 102

Dr-Bios.com



(Blanking)

Dr-Bios.com

<Variant Name>

<b>緯創資通</b>	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	---

Title	<b>Reserved</b>	
-------	-----------------	--

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012	Sheet 78 of	102
-------------------------------	-------------	-----

**SSID = User.Interface**

## Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Free Fall Sensor**

Size

A4

Document Number

**Hummingbird1 HR**

Rev

**-2**

Date: Tuesday, April 17, 2012

Sheet 79 of 102

Dr-Bios.com

(Blanking)

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
------------	---	------------------

Date: Tuesday, April 17, 2012 Sheet 80 of 102

(Blanking)

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Hummingbird1 HR**


Rev  
**-2**

Date: Tuesday, April 17, 2012



Sheet 81 of 102

Dr-Bios.com


**Change to 4 pin connector**




**Change the connection**







**Battery LED2 (DC\_BATFULL)**





**Battery LED1 (CHARGE)**



**Power STDBY\_LED**



**Implement the battery reset function**



**AOAC circuit**

Dr-Bios.com

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 221, Taiwan, R.O.C.	
Title			
GPU PCIE/STRAPPING(1/5)			
Size	Document Number	Rev	
A2	Hummingbird1 HR	-2	
Date:	1080809, April 17, 2012	Sheet	83 of 102



<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
Title			
<b>GPU Memory(2/5)</b>			
Size	Document Number		Rev
Custom	<b>Hummingbird1 HR</b>		<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet	84 of 102

Dr-Bios.com

Dr-Bios.com

<Variant Name>	
蜂創資通 Wistron Corporation 21F, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipai Hsien 321, Taiwan, R.O.C.	
File	GPU_DP/LVDS/CRT/GPIO(3/5)
Size	Document Number
Custom	Hummingbird1 HR
Page	108000y_APR17_2012
Sheet	85 of 102



Dr-Bios.com

Dr-Bios.com

<Variant Name>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU DPPWR/GND(5/5)</b>			
Size	Document Number	Rev	
A3	<b>Hummingbird1_HR</b>	<b>-2</b>	
Date:	Tuesday, April 17, 2012	Sheet	87 of 102

Dr-Bios.com

<Core Design>

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>GPU-VRAM1,2 (1/4)</b>		
Size Custom	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: <b>Tuesday, April 17, 2012</b>	Sheet <b>88</b>	of <b>102</b>

Dr-Bios.com

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>GPU-VRAM3,4 (2/4)</b>		
Size	Document Number	Rev
Custom	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 89 of 102

Dr-Bios.com

<Variant Name>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>GPU-VRAM5,6 (3/4)</b>		
Size Custom	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 90 of 102	1

Dr-Bios.com

<Variant Name>		
<b>緯創資通</b>		<b>Wistron Corporation</b>
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
Title		
<b>GPU-VRAM7,8 (4/4)</b>		
Size	Document Number	Rev
Custom	<b>Hummingbird1 HR</b>	<b>-2</b>
Date:	Tuesday, April 17, 2012	Sheet 91 of 102

-Variant Name-

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Neishih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Neishih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>RT8208B +VGA CORE</b>			
Size	Document Number	Rev	
Custom	<b>Hummingbird1 HR</b>	<b>-2</b>	
Date:	Tuesday, April 17, 2012	Sheet	92 of 102

Dr-Bios.com

# Blanking

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DISCRETE VGA POWER**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 93 of 102



# Blanking

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **LVDS Switch**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 94 of 102

# Blanking

Dr-Bios.com

<Variant Name>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CRT Switch**

Size A4 Document Number **Hummingbird1 HR** Rev **-2**

Date: Tuesday, April 17, 2012 Sheet 95 of 102

SSID = SDIO

# Blanking

Dr-Bios.com

<Variant Name>

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TOUCH PANEL**

Size

A4

Document Number




**Hummingbird1 HR**

Rev


**-2**

Date: Tuesday, April 17, 2012


Sheet 96 of 102



### Check test point



Test Point放在Dimm Door打開可量測處



Dr-Bios.com

<Variant Name>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3	Document Number: <b>Hummingbird1_HR</b>	Rev: <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet: 97	of 102

- (1) change U6001 to socket 62.10089.001
- (2) change SW\_L1 and SW\_R1 PN to 『62.40089.221』
- (3) KI.G6501.001 / IC BD82HM65 SLH9D MM#908753 B2 FCBGA 989  
 KI.G6501.004 / IC BD82HM65 SLJ4P MM#914377 B3 FCBGA989P
- (4) U3101 change PN to 71.08158.M02
- (5) DM2 1st -> change PN to 62.10024.G01
- (6) IMIC1 =>82.40012.001
- (7) RJ1 =>22.10177.J71
- (8) CPU1 =>1st change PN to 62.10055.321
- (9) USB2 =>1st change PN to 22.10218.G01 -> only Lab stage

- SA
- SB
- 1
- 2

[Lab] S01G ==>1st  
 S02G ==>2nd(NEC Cap)


Coin Battery:  
 1st:23.20068.001  
 2nd:23.22063.001

Dr-Bios.com


<Variant Name>		
<b>緯創資通 Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
<b>Change History</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 98	of 102

# Intel-Power Up Sequence


(AC mode)





(DC mode)



## Power Sequence




Dr-Bios.com




Dr-Bios.com

HR PX		
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Power Block Diagram</b>		
Size A3	Document Number <b>Hummingbird1 HR</b>	Rev <b>-2</b>
Date: Tuesday, April 17, 2012	Sheet 100	of 102

# PCH SMBus Block Diagram



# KBC SMBus Block Diagram





Dr-Bios.com

<Variant Name> <b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
<b>SMBUS Block Diagram</b>			
File	Document Number	Rev	
K2	Hummingbird1 HR	-2	
Date: Tuesday, April 17, 2012	Sheet 101	of	102



# Thermal Block Diagram

# Audio Block Diagram



Dr-Bios.com