


ZAAA Serials SkyLake-U SYSTEM BLOCK DIAGRAM




BOM	
Part Number	Function
CD1006@	22uF_0803 cost down to 10uF_0803
CD2208@	47uF_0805 cost down to 22uF_0805
EV@	Discrete
EV_A@	Discrete_940M_Kill B channel
EV_B@	Discrete_940M_Kill A channel
EV_SP@	Discrete_Spectral part
FOR15@	For 15"
FOR17@	For 17"
FPD@	Finger Print
GC6@	Discrete_GC6
GS@	G-sensor
GT3@	UMA_GT3
IOAC@	with IOAC
IV@	UMA
NAC@	w/o IOAC
SP@	Spectral Part
TDI@	Touchpad INT
TPM@	TPM
TSU@	Touch Screen USB
TSI@	Touch Screen I2C
TYPEC@	Type-C function

BQ24780S Battery Charger P31	RT8231BGQW +1.2VSUS P35	UP1658RQKF +VGPU_CORE P36
RT6575AGQW +3V/+5V P32	ISL95859HRTZ-T +V CORE/VCCSA/VCCGT P36	RT8068AZQW +1.05V_GFX P41
G5335QT2U +1V_S5 P33	G5335QT2U +1.35V_GFX P41	Thermal Protection Discharger P39
NB681GD-Z +VCCPC/VCCPEPIO P34		

Dr-Bios.com



Skylake ULT (DISPLAY, eDP)




To PS8338 IC

eDP Panel
For 4K

eDP RCOMP
Trace length < 100 mils
Trace width = 20 mils
Trace spacing = 25 mils




H_PECI (50ohm)
Route on microstrip only
Spacing > 18 mils
Trace Length: 0.4-6.125 inches



BPM#[0:7]
Trace Length 1-6 inches
Length match < 300 mils


SM_RCOMP[0:2]
Trace length < 500 mils
Trace width = 12-15 mils
Trace spacing = 20 mils

CPU thermal trip




PCH JTAG

JTAG_TCK, JTAG_TMS
Trace Length < 9000mils




If use Intel DCI USB 3.0 fixture need to short
1. XDP_TDO <-> XDP_TDO_CPU
2. XDP_TDI <-> XDP_TDI_CPU
3. XDP_TMS <-> XDP_TMS_CPU



2/16
_XDP_TCK1, _XDP_TMS
don't need pull up or pull down
5/29 XDP_TCK0 R558 Stuff





+VCCIO 5,8,31,33,36,39
+V_VCCST 5,8,9,36



Change Data and DQS to interleave.

SKL ULT (DDR3L)

SKL ULT (DDR3L)



DRAMRST

CPU DRAMRST#

DRAM DRAMRST#

DRAM COMP

SM_RCOMP_0 121F/4 R685

SM_RCOMP_1 80.6F/4 R678

SM_RCOMP_2 100F/4 R681

Quanta Computer Inc.










PROJECT : ZAA

Size	Document Number	Skylake 2/3 (DDR3 I/F)	Rev	1A
Date:	Monday, March 28, 2016	Sheet	3	of 48

SKL ULT (SIDEBAND) GPIO

H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4-6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches



Skylake-U Strapping Table








Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = *Disable Top Swap (IPD 20K) 1 = Enable Top Swap Mode	+3V ○ R625 *1K 4 SPKR
GPP_B18 (GSP10_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) 1 = Enable No Reboot Mode	+3V ○ R619 *1K 4 GSP10_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Crypt to TLS (IPD 20K) 1 = Enable Intel ME Crypt to TLS	+3V_S5 ○ R160 *10K 4 SMBALERT# 7
GPP_B22 (GSP11_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (IPD 20K) 1 = LPC	+3V ○ R207 *1K 4 GSP11_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (IPD 20K) 1 = eSPI selected for EC	+3V_S5 ○ R586 *1K 4 SML0ALERT# 7
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(IPU 15 ~ 40K)	
GPP_B23 (SML1ALERT#/PCHHOT#)	Reserved	RSMRST#	(IPD 20K)	
SPI0_IO2	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_IO3	Reserved	RSMRST#	(IPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (IPD 20K) 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal HDA_SDO_R R733 *1K 4 ME_W# 30
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (IPD 20K) 1 = Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (IPD 20K) 1 = Port C is detected	

+3V_S5 2,3,6,7,8,9,11,20,24,26,27,28,30,32,34,35,40
+3V 2,6,7,8,9,12,13,14,16,21,22,23,24,25,26,27,28,30,32,33,34,35,36,39,40,41







+3V	2,4,7,8,9,12,13,14,16,21,22,23,24,25,26,27,28,30,32,33,34,35,36,39,40,41
+3V_S5	2,3,4,7,8,9,11,20,24,26,27,28,30,32,34,39,40
+3VPCU	9,11,22,24,25,26,27,28,30,31,32,39,40,41
+3V_RTC	8,9,30
+1V_S5	9,33


Skylake ULT (GPU, SATA, ODD, CLK, USB2&3)




- AHL03003057 DBV CR2032
- AHL03003003 VDE CR2032



Termination Resistor Requirement for PCH PCHHOT# Pin Reserve PU 150K resistor




For M.2 wifi module must



SP@ socket P/N: DFHS08FS023 only for A-TEST




SPI ROM	Vender	Size	Quanta P/N	Vender P/N
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
	GGD	8M	AKE2EZNOQ00	GD25B64CSIGR

PCH SPI ROM(8M+4M)
15ohm CS01502JB12
33ohm CS03302JB29



3.3K is original and for no support fast read function






reserve for SPI fast read




SMBus(PCH)

SMBus(EC)

EC/S5










	Low	High	Low	High
BOARD_ID0	VRAM X32	VRAM X16	BOARD_ID5	For 14"
BOARD_ID1	Non IOAC	IOAC	BOARD_ID6	Reserved
BOARD_ID2	No G-sensor	G-sensor	BOARD_ID7	GPU-> KA
BOARD_ID3	No TPM	TPM		GPU-> KB
BOARD_ID4	No touch panel	touch panel		GPU-> GTR
				GPU-> 950M




REV:E tPLT15(max 200us)
->SLP_S4# assertion to VDDQ(+1.35VSUS) ramp down start(SUSON)




REV:E tPLT18(max 200 us)
->SLP_S3# assertion to VCCIO VR(MAIND for +1V_S5 to +VCCIO) disabled







Rev:D change to shortpad
Rev:F Remove Short Jumper for all +1V_S5



GPIO Group Power Plane




Pin Name	Strap description	Configuration	Note
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = *Normal Operation; No stall (IPU 3K) 0 = Stall	
CFG[1]	Reserved Configuration lane		
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal	1 = *Normal Operation (IPU 3K) 0 = Lan number reversed	H & S processor used only
CFG[3]	Reserved Configuration lane		
CFG[4]	eDP enable	1 = Disabled (IPU 3K) 0 = *Enabled	
CFG[6:5]	PCI Express* Bifunction	00 = 1x8, 2x4 PCI Express* 01 = reserved 10 = 2x8 PCI Express* 11 = 1x16 PCI Express*	H & S processor used only
CFG[7]	PEG Training	1 = *PEG Train immediately follow RESET# de-assertion (IPU 3K) 0 = PEG wait for BIOS for training	H & S processor used only
CFG[19:8]	Reserved Configuration lane		




Quanta Computer Inc.
PROJECT : ZAA

Size: Document Number: SkyLake PCH-LP 15/19 (POWER) Rev: 1A
Date: Monday, March 28, 2016 Sheet: 9 of 48

Skylake ULT (GND)







Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number Skylake 10/17/18 (GND)	Rev 1A
Date:	Monday, March 28, 2016	Sheet 10 of 48



Intel APS Fixture use



Dr-Bios.com

Quanta Computer Inc. PROJECT : ZAA		Size	Document Number	Rev	
			CPU/PCH XDP	1A	
Date:	Monday, March 28, 2016	Sheet	11	of	48








Table 4-56. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x pF (size)	Note
DDR4 SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10uF (0403)	
		4 near each side of the DIMM connector close to VDD pins	16x 1uF (0402)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 330uF (7343)	
		Place these caps on the VTT plane close to SODIMM	1x 10uF (0805)	
VPP	DRAM Side	2x 10uF (0803)		
	DRAM Side	2x 1uF (0402)		
VDDSPD	VREF_CA_DIMM0	Place close to DIMM	1x 0.1uF (0402)	
		Place close to DIMM	1x 2.2uF (0402)	

Notes:
1. Total Quantity is referring to 2 channels.




For EMI RESERVE











Place these Caps near So-Dimm0.

1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution






Quanta Computer Inc.
PROJECT : ZAA

Size Document Number
N16x - 1/6 (PCIe) Rev 1A


Date: Monday, March 28, 2016 Sheet 14 of 48

Dr-Bios.com




+3V_MAIN 14,15,17
 +1.05V_GFX 14,15,41
 +3V_GFX 14,17,30,41
 +3V 2,4,6,7,8,9,12,13,14,21,22,23,24,25,26,27,28,30,32,33,34,35,36,39,40,41

3V_MAIN_PWGD






+1.05V_GFX and GPU core power EN

U3002D EV_SP@N16	IFPAB_PLLVDD	[IFPA/B_LVDS]	IFPA_TXC IFPA_TXC_N IFPA_TXD0 IFPA_TXD0_N IFPA_TXD1 IFPA_TXD1_N IFPA_TXD2 IFPA_TXD2_N IFPA_TXD3 IFPA_TXD3_N	AM6 AM6 AN3 AN5 AM5 AL6 AK6 AJ6 AH6
	IFPB_PLLVDD		IFPB_TXC IFPB_TXC_N IFPB_TXD4 IFPB_TXD4_N IFPB_TXD5 IFPB_TXD5_N IFPB_TXD6 IFPB_TXD6_N IFPB_TXD7 IFPB_TXD7_N	AJ9 AH9 AP6 AP6 AP5 AM7 AL7 AN8 AM8 AK8 AJ8 AL8
	IFPC_PLLVDD	[IFPC/D_TMDS]	IFPC_AUX_I2CW_SCL IFPC_AUX_I2CW_SDA_N IFPC_L0 IFPC_L0_N IFPC_L1 IFPC_L1_N IFPC_L2 IFPC_L2_N IFPC_L3 IFPC_L3_N	AG3 AG2 AK1 AJ1 AJ3 AJ2 AH3 AH4 AG5 AG4
	IFPD_PLLVDD		IFPD_AUX_I2CX_SCL IFPD_AUX_I2CX_SDA_N IFPD_L0 IFPD_L0_N IFPD_L1 IFPD_L1_N IFPD_L2 IFPD_L2_N IFPD_L3 IFPD_L3_N	AK3 AK2 AM1 AM2 AM3 AM4 AL3 AL4 AK4 AK5
	IFPEF_PLLVDD	[IFPE/F_DP]	IFPE_AUX_I2CY_SCL IFPE_AUX_I2CY_SDA_N IFPE_L0 IFPE_L0_N IFPE_L1 IFPE_L1_N IFPE_L2 IFPE_L2_N IFPE_L3 IFPE_L3_N	AB3 AB4 AD2 AD3 AD1 AC1 AC2 AC3 AC4 AC5
	IFPF_PLLVDD		IFPF_AUX_I2CZ_SCL IFPF_AUX_I2CZ_SDA_N IFPF_L0 IFPF_L0_N IFPF_L1 IFPF_L1_N IFPF_L2 IFPF_L2_N IFPF_L3 IFPF_L3_N	AF3 AF2 AE3 AE4 AF4 AF5 AD4 AD5 AG1 AF1



	DACA_VDD	[DACA/B_CRT]	DACA_RED DACA_GREEN DACA_BLUE	AK9 AL10 AL9
	DACA_VREF		DACA_HSYNC DACA_VSYNC	AM9 AN9
	DACA_RSET		I2CA_SCL I2CA_SDA	R4 R5





Dr-BIOS.com







Quanta Computer Inc.

PROJECT : ZAA

Size	Document Number	Rev
	N16x - 3/6 (Display)	1A
Date:	Monday, March 28, 2016	Sheet 16 of 48



Reserve PU/PD for Debug



(default)	Package	DevID
N16S-GTR	GB4b-128	
N16S-GT1-KA	GB4b-128	
N16S-GT1-KB	GB4b-128	

Resistor P/N	Value	Part Number
4.99K	→	CS24992FB26
10K	→	CS31002FB26
15K	→	CS31502FB24
20K	→	CS32002FB29
24.9K	→	CS32492FB16
30.1K	→	CS33012FB18
34.8K	→	CS33482FB22
45.3K	→	CS34532FB18
49.9K	→	CS34992FB10

Memory Size	Strap	ROM_SI	P/N	Memory Speed	Die Revision
128*52					
	SAMSUNG	K4G41325FC-HC03	0X3	PD 20K	CS32002FB29
	HYNIX	H5GC4H24JR-T2C	0X6	PD 34.8K	CS33482FB22
256*52					
	SAMSUNG	K4G80325FB-HC03	0X8	PU 4.99K	CS24992FB26
	MICRON	MT511256M32HF-60/A	0X9	PU 10K	CS31002FB26
	SAMSUNG	K4G80325FB-HC03	0X0	PD 4.99K	CS24992FB26
	MICRON	MT511256M32HF-60/A	0X1	PD 10K	CS31002FB26

	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111




Mutil-level mode strapping:
 For N16P-GT-A2 :
 R886=40.2k PD
 1.ROM_SCLK =4.99k PD
 2.ROM_SO = 4.99k PD
 3.ROM_SI= Memory strap setting
 4.STRAP0 = 49.9k PU
 5.Strap4~1 = Reserve Pull up and Pull down




N16P-GT-A2 VRAM Configuration Table:
 Default: GDDR5 VRAM

Memory Size	Vendor	P/N	Mfr. P/N	ROM_SI	PD
OBS 128M x 16	Samsung	AKG5MWD502	K4G20325FD-FC03	0000 (0x0)	4.99K_PD
256M x 16 (4Gb)	Hynix (1.35V)	AKG5PWUTW11	H5GC4H24AJR-T2C	0110 (0x6)	34.8K_PD
256M x 16 (4Gb) (default)	Samsung (1.35V)	AKG5PGDT500	K4G41325FC-HC03	0011 (0x3)	20K_PD (16P) 15K_PD (16E)


N16P-GT-A2 (GB4b-128)

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0001
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE	0001
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND [Stuff 49.9K PU]				
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND [Do Not Stuff]				
STRAP2					
STRAP3					
STRAP4					





+VGPU_CORE 40



Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	N16x - 5/6 (Power)	1A
Date:	Monday, March 28, 2016	Sheet 18 of 48

CHANNEL A: 1024MB GDDR5x32












VMA_DQ[63:0] VMA_DQ[63:0] VMB_DQ[63:0] VMB_DQ[63:0]

Non-mirror, MF=0 Channel A <0-31>

Mirror, MF=1 Channel A <32-63>












Non-mirror, MF=0 Channel B <0-31>

Mirror, MF=1 Channel B <32-63>



KB OnlyA

KA OnlyB




GDDR5 Mode H Mapping table with columns for memory address ranges and corresponding chip IDs. Includes notes about RST PD placement and CK* strap pin settings.


USB TYPE-C

USB2.0 ESD


Close to connector




Type C1 HSIO ESD



USB3 Re-Driver




A_EQ0	A_EQ1	A_DE0	A_DE1	B_EQ0	B_EQ1	B_DE0	B_DE1	
0	0	9dB	0	0	0	0	0	-3.5dB
0	1	3dB	0	1	0	0	0	no de-emphasis
1	0	6dB	1	0	0	0	0	-7dB
1	1	7.5dB	1	1	0	0	0	-5dB





2,3,4,6,7,8,9,11,24,26,27,28,30,32,34,35,40
+3V_S5
+5V_S5_V2

Vendor suggest input cap 120u



TPS25810 Port	CC1	CC2	OUT	VCONN @0.5V	TPS25810 Response	CC1	CC2	HE-Z	HE-Z	HE-Z	HE-Z
Nothing Attached	OPEN	OPEN	OPEN	NO	NO	NO	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	INT	NO	Hi-Z	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	INT	NO	LOW	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	INT	CC2	Hi-Z	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	INT	CC1	LOW	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67A	NA
0	1	STD	1.67A	NA
1	0	3.0A	3.34A	1.77A








Quanta P/NAMAZING P/NUSD保護位置
 BC104308Z00AZ1043-08F.R7G0.08TX RX (USB3.0 GEN1 5G)
 BC104508Z00AZ1045-08F.R7G0.08D+ D- SBU1 SBU2 CC1 CC2
 BC005725Z00AZ5725-01F.R7G0.009 PD 5V (follow ZAA)

Quanta Computer Inc.
 PROJECT : ZAA
 Size Document Number Rev 1A
 USB Type C_25810
 Date: Monday, March 28, 2016 8:00am 20 of 48


DP TO VGA

Close to CPU side of CAP.




- Note:
- 1- C1, C3, C4, C5, C11, C16, C21 should be placed close to chip
 - 2- C5 should be X5R material
 - 3- R6, R7, R8 should be 75 ohm with +/-1%
 - 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
 - 5- This configuration is for internal ROM mode and using embedded LDO mode.


Dr-Bios.com



CRT




LCD CONNECTOR








2013/12/12 change eDP pin define colayout FHD Panel for A2 stage

LCD Power




Touch screen level shift I2C(reserve)



HDMI

OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode









The PTN3366 supports four level equalization settings based on binary input pins EQ0 and EQ1.


Table 5. Equalizer settings

Inputs		Equalization for 3 Gbit/s
EQ1	EQ0	
short to GND	short to GND	0 dB
short to GND	short to V _{DD}	2 dB
short to V _{DD}	short to GND	4 dB
short to V _{DD}	short to V _{DD}	6 dB

From PCH



HDMI connector




- +3V: 2,4,6,7,8,9,12,13,14,16,21,22,24,25,26,27,28,30,32,33,34,35,36,39,40,41
- +5V: 21,22,25,26,28,32,39
- +1.5V: 9,25,27,39

Dr-Bios.com



LAN & Card reader Combo (LAN)

+3V	2,4,6,7,8,9,12,13,14,16,21,22,23,25,26,27,28,30,32,33,34,35,36,39,40,41
+3VPCU	6,9,11,22,25,26,27,28,30,31,32,39,40,41
+3V_SS	2,3,4,6,7,8,9,11,20,26,27,28,30,32,34,36,40







Giga LAN (LAN)




Card Reader (CRD)




Leakage circuit (MPC)



Transformer




RJ45 Connector




Dr-Bios.com


Codec(ADO)



DC-DET circuit(ADO)



D-Mic (MIC)




*If single DMIC, please remove R270, R11047
 *For B-stage remove R270, R11047, if need test, just short it.


DMIC_CLK_L-R1 R11178 *FOR1780 4 DMIC_CLK_L1
 DMIC_DAT_L-R1 R11178 *FOR1780 4 DMIC_DAT_L1
 DMIC_CLK_L-R2 R11178 *FOR1580 4 DMIC_CLK_L2
 DMIC_DAT_L-R2 R11178 *FOR1580 4 DMIC_DAT_L2

Single DMIC and Dual DIMC same PN: AL403010A00
 1. Single DMIC
 NSM0407DT (AL472376000) <- Main source
 SPW0437HD4H (AL000437000)
 2. Dual DMIC
 NSM0410DT (W/ Fortemedia algorithm)
 Main MIC CS need connect to second MIC DATA


Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)




Codec PWR 1.5V(ADO)




Codec PWR 5V(ADO)



Mute(ADO)




Internal Speaker




Quanta Computer Inc.
 PROJECT : ZAA
 ALC255/HP/SPK
 Sheet 26 of 48


2.5" SATA HDD (HDD)



SATA ODD Connector



ODD Power (SATA)




TPM NPCT650 (TPM)

SP@ BOM周邊上NPCT650
A,B,C P/N:AL009655K01 (SLB9655TT1.2- FW4.31)
RAMP P/N: AL000650K01 (NPCT650AAAAX)

AL000650K01 :NPCT650AAAAX


TPMM 1.2	AL009655K01
TPMM 2.0	AL000650K01





POA(FPD) for Intel Base platform


SEL	OE#	Y+	Y-
X	H	Hi-Z	Hi-Z
L	L	M+	M-
H	L	D+	D-

Spec define: High Active
but USBON# is Low Active







PAD and HOLE




KEYBOARD (KBC)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)




KB_BL LED (KBC)




CPU FAN (THM)




G-sensor(ACS)



POWER LED(UIF)






Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
KB/TP/FAN		1A
Date:	Monday, March 28, 2016	Sheet 28 of 48

USB Charger to 3.0 (UBC)






	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X

RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
 1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_LO < 80.6 kΩ.
 The following equation programs the typical current limit:
 (1) $IOS_typ(mA) = 50,250 / (RILIM_XX(K\Omega) + 0.1)$
 RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.





TI:AL002544001(TPS2544)
 Silergy:AL055544000 (SLGC55544VTR)










USB 3.0 Connector (UB3)




USB2.0 DB (UB2)



Dr-Bios.com



Double Check ADP-In Type



UMA-(GT2)> 45 W adapter PR342 CS31542FB14 15.4K 1/16W +-1% (0402) For 78W
 UMA-(GT3)> 65 W adapter PR342 CS31272FB17 12.7K 1/16W +-1% (0402) For 95W
 Discrete > 65W adapter PR342 CS31272FB17 12.7K 1/16W +-1% (0402) For 95W
 Discrete > 90W adapter PR342 CS31002FB26 10K 1/16W +-1% (0402) For 116W

Double Check BATT-In Type


Power charger circuit reserve 2N7002 for GPU throttling

REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (VSRP - VSRN) = 20 * Ichg * Rsr$
 $= 0.793V$ for 3.965A current limit
 $ILIM = 0.793V$
 $Rsr = 0.01ohm$

Check PU high with HW side

Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	Charger (BQ24780S)	1A
Date:	Monday, March 28, 2016	Sheet 31 of 48




OCP:16A
 L(ripple current)
 $= (9.5)^2 / (1 \mu 0.3M^9)$
 $= 7.407A$
 $I_{ocp} = 18 - (7.407/2) = 12.296A$
 $V_{th} = (12.296A * 4.9m\Omega) + 1mV = 61.252mV$
 $R_{(lim)} = (61.252mV^2) / 10\mu A$
 $\approx 49K$

Rds(on)=4.9m ohm


OCP:11A
 L(ripple current)
 $= (9.3.3)^2 / (2.2 \mu 0.355M^9)$
 $\approx 2.676A$
 $I_{ocp} = 11 - (2.676/2) = 9.662A$
 $V_{th} = (9.662A * 14.5m\Omega) + 1mV = 141.099mV$
 $R_{(lim)} = (141.099mV^2) / 10\mu A$
 $\approx 112.88K$

Rds(on)=14.5m ohm


Power auto recovery




Soft-Start




Soft-Start



Soft-Start






Dr-Bios.com

Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	+1V_S5 (G5335QT2U)	1A
Date:	Monday, March 28, 2016	Sheet 33 of 48



+VCCOPC Power only for 2+3e CPU

+VCCOPC
TDC : 4.5A
PEAK : 6A
Width : 200mil




Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EPIO
150K	Other

	LP#	C1	C0	Vo
VCCEDRAM	0	X	X	0V
	1	0	0	0.8V(MSM)
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V



Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number +VCCOPC (NB681GD-Z)	Rev 1A
Date:	Monday, March 28, 2016	Sheet 34 of 48




VID	Ref. Voltage
High	0.675V
Low	0.75V

OCP=9A
 L ripple current
 $= (19-1.2) \cdot 1.2 / (1 \mu \cdot 500k \cdot 19)$
 $= 2.248A$
 $V_{trip} = 9 - (2.248/2) \cdot 14.5mohm$
 $= 114.202mV$
 $R_{limit} = 114.202mV / 5uA \cdot 10 = 228.4Kohm$


DDR=1.2V
 PR255=7.87K/F_4
 PR240=10K/F_4

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

+2.5VSUS Power Rail For DDR4



10/26 Reserve +2.5V for DDR4 VDDSPD




ZAAA 6L power solution table

GT2 : PC134 CH4104K9B03 0.1uF/25V GT2 : PR6301 CS00002JB38 0 ohm	GT3 : PC134 CH4152K9B02 0.15uF/10V GT3 : PR6301 Unstuff
GT2 : PR194 CS21912FB13 1.94K GT2 : PR207 CS41622FB11 162K	GT3 : PR194 CS22552FB01 2.55K GT3 : PR207 CS41402FB14 140K
GT2 : PR192 CS12672FB02 267 GT2 : PR203 CS37872FB15 78.7K GT2 : PR198 CS38872FB18 88.7K	GT3 : PR192 CS13402FB00 340 GT3 : PR203 CS38872FB18 88.7K GT3 : PR198 CS39312FB15 93.1K
GT2 : PR19 Unstuff GT2 : PC17 Unstuff GT2 : PC18 Unstuff	GT3 : PR18, PR19, PR188 CS41003F932 100K GT3 : PC17 CH3224K1B01 0.022U/25V GT3 : PC18 CH3224K1B01 0.022U/25V

IMVP8 Vcore Controller

Rail A (1 phase) : VCORE
Rail B (2 phase) : VCCGT
Rail C (1 phase) : VCCSA



Skylake-U U23e 15W/28W (1+2+1+1 Phase)


VCCGTU merge to VCCGT

VCORE	VCCGT	VCCSA	VCCGTU
Icc TDC PL2 : 23A	Icc TDC PL2 : 40A	Icc TDC PL2 : 5A	
Icc Max : 32A	Icc Max : 64A	Icc Max : 5A	
OCp : 35A	OCp : A	OCp : 6A	
Fsw : 800KHz	Fsw : 800KHz	Fsw : 800KHz	
VCORE L/L :	VCCGT L/L :	VCCSA L/L :	
R_DC_LL : 2.1mV/A	R_DC_LL : 2mV/A	R_DC_LL : 10.3mV/A	
R_AC_LL : 2.1mV/A	R_AC_LL : 2mV/A	R_AC_LL : 10.3mV/A	




GT2: PR19 Unstuff GT3: PR19 CS41003F932 100K

VCORE




VCORE
 Icc TDC PL2 : 23A
 Icc Max : 32A
 OCP : 35A
 Fsw : 800KHz
VCORE LL :
 R_DC_LL : 2.1mV/A
 R_AC_LL : 2.1mV/A

VCCGT




VCCGT
 Icc TDC PL2 : 40A
 Icc Max : 64A
 OCP : A
 Fsw : 800KHz
VCCGT LL :
 R_DC_LL : 2mV/A
 R_AC_LL : 2mV/A


VCCGT = 1 phase for U22 , 不上件
 VCCGT = 2 phase for U23e , 上件



2015/10/2 FAE Suggestion



VCCSA



VCCSA

Icc TDC PL2 : 5A

Icc Max : 5A



OCP : 6A

Fsw : 800KHz

VCCSA L/L :



R_DC_LL : 10.3mV/A

R_AC_LL : 10.3mV/A



Thermal protection

Need fine tune for thermal protect point
Note placement position
TEMP=85C




		PROJECT : ZAA	
		Size Document Number +1.8V/+1.5V/Thermal Protect	Rev 1A
Date: Monday, March 28, 2016		Sheet 39 of 48	


ZAAA 6L power solution table

940 (23W) : PR268 CS31242FB13 12.4K/F_4	950(40W) : PR268 CS31002FB26 10K/F_4
940 (23W) : PR270 CS26812FB13 6.81K/F_4	950(40W) : PR270 CS25362FB15 5.36K/F_4
940 (23W) : PQ41 Unstuff	950(40W) : PQ41 BAM64140000 AON6414AL
940 (23W) : PQ42 Unstuff	950(40W) : PQ42 BAM67520000 AON6752
940 (23W) : PQ30 Unstuff	950(40W) : PQ30 BAM64140000 AON6414AL
940 (23W) : PQ34 Unstuff	950(40W) : PQ34 BAM67520000 AON6752

Double Check OCP SETTING




Check PU High with HW side



Phase Number of Operation


PWM-SVID : Config B Check PWM-SVID by SKU

Standby Function



Parallel

Component Value	Config B
R1	20K
R2	20K
R3	2K
R4	18K
R5	0-ohm
C	2.7 nF



N16S-GT (23W/GDDR5) OpenVR Config:B
+VGPU_CORE Countinue current:26.5A Peak current:53A OCP:72A FSW:300KHz L/L=0mV/A

N16E-GR (GDDR5) OpenVR Config:B
+VGPU_CORE Countinue current:62A Peak current:119A OCP:144A FSW:300KHz L/L=0mV/A



Quanta Computer Inc.
PROJECT : ZAA

Size: Document Number: **+VGPU_CORE(UP1658RQKF)** Rev: 1A


Date: Monday, March 28, 2016 Sheet: 40 of 48

14,15,16 +1.05V_GFX
 14,16,17,30 +3V_GFX
 15,19 +1.35V_GFX

Check PU High with HW side





+1.35V_GFX for GDDR5




Dr-Bios.com

VGA power up sequence




N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared

VGA Reset




PEX_RST timing



Dr-Bios.com


Battery Mode

Non Deep Sx













Dr-Bios.com

Skylake U Non-Deep Sx Platform Power on sequence






Dr-Bios.com




Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	SKL PCH PWR CONTROL	1A
Date	Monday, March 28, 2016	Sheet 45 of 48

Skylake U




EC
IT8987CX



Dr-Bios.com


Stage	Date	CHANGE LIST
A	11/25	1. FIRST RELEASED
B	12/11	1. Update DFDS15FR421, DFFC28FR026, DFFC08FR055, DFFC04FR127 to new footprint. 2. Remove IOAC8 part and change BOARD_ID3 to low (page 8.) 3. Change FAN connector CN8 to 3-pin, and add releven circuits. (page 28.) 4. For FAN function change, swap U45 pin-81 with pin-32. (page 30.) 5. Reserve G-sensor circuit. (page 28.) 6. Internal speaker signal short pad R419, R414, R406 & R404 change to 0603 0 ohm. (page 25.) 7. Remove extra hall-sensor circuit on 17". (page 22.) 8. Modify touchpad INT circuit by using R164. (page 4.) 9. Add EC52 TVS diode. (page 30.) 10. Dual DMIC LR pin change to pull-high. (page 25.) 11. Change R4314 & R4306 of value for KA/KB (page 17.) 12. Change R247 value from 0 to 2.2 Ohm (CS-2204FA00) (page 24.) 13. Change R251, R262, R269, R11265 footprint from 0603 to 0805 (page 24.) 14. Reserve R11282 for battery. (page 30.) 15. Change CN23 H=5.0 part number (page 28.) 16. R512 Change to 1% tolerance part number (page 6.)
	12/14	1. Update CN6, CN8, CN18 part number and foot print (page 25.) 2. Change U1006 part number to AL000103006 (page 26.) 3. Q6060 change to stuff (page 6.) 4. R628, R512, R630, R651, R4006 Change to 1% tolerance part number.
	12/15	1. Update HOLE1, HOLE2 foot print to new Rev (page 27.) 2. Add HOLE25, PAD14 foot print (page 27.) 3. Change CN13, CN16 foot print to new Rev (page 23.) 4. Change cap CP to normal cap for keyboard (page 22.) 5. Reserve POA(FFD) circuit (page 26.)
	12/20	1. Change PJ3 foot print to 50320-0040n-001-4p-1-smt for SMT issue (page 31.) 2. Change CPU 0201 Cap to 0402 besides C245, C196, C269, C285, C235 (page 5.) 3. Change SW4 foot print and part number for B-stage, and swap the pin (page 30.) 4. Modify some SPAD and HOLE (page 27.) 5. Change CN6 foot print to 50591-00401-001-4p-1 (page 28.) 6. Modify U22 Block GND pin 18-22 (page 29.) 7. Modify CN12, JDIM1, JDIM2, CN23, SW1, SW2 foot print to newer.
	12/21	1. Change CN2021 foot print to ub31-dx07b024xjlar1000-24p (page 20.) 2. Change CN10 foot print to ngff-nase0-s6701-ts48-ke-smt (page 27.) 3. Add R11284 reserve DMIC power supply (page 25.) 4. Change C739 to 22pF and stuff for bit clock issue (page 4.)
	12/22	1. Change C1255, C1257, C1265, C1270, C1327, C4728 to 10uF cap for cost down (page 12, page 13.)
	12/23	1. Modify R211, R152 to +3V_S5 for +3V leakage issue (page 8, page2.) 2. Modify R577 to reserved (NC), because no used (page 2.) 3. Add C4817, C4818, C4819, C4820 for EMI issue (page 20.) 4. Change CN2021 foot print to ub31-dx07b024xjlar1000-24p-smt (page 20.) 5. Change CN13, C16 foot print to ub3-yusb0021-p001a-9p-smt (page 29.) 6. Stuff R786, R568, R570, and unstuff U33, C628 (page 2, page 6.) 7. Swap PJ3 (page 31.)
	12/24	1. Change CN4 foot print to sdcart-psdat4-11glbsl1nn4h4-11p (page 24.) 2. Change R11267, R11270 to short pad, and change R11268, R11271 form 33 ohm to 47 ohm (page 22.) 3. Unstuff C319, C333, C336, C716, C718 (page 22.) 4. Reserve R11285, R11286 pull up to +3V, and R11287 pull down to GND for CRT issue (page 21.) 5. Stuff R11286 for CRT issue (page 21.) 6. Remove all type-C re-driver short resistor and capacitor (page 20.)
	12/25	1. Change HOLE16 foot print to H-TC217BC197D126P2 (page 24.)
	12/29	1. Modify the power solution between GT2 and GT3e, see the table (page 36.) 2. Change the power value, PC10 to 1uF CH5101K9B01 (page 36.) 3. Change the power value, PC20 to 0.022uF CH3224K1B01 (page 36.) 4. Change the power value, PC28 to 560pF CH1566K1B09 (page 36.) 5. Change the power value, PC39 to 0.015uF CH3154K1B00 (page 36.) 6. Change the power value, PR220 to 475 ohm CS14752FB11 (page 36.) 7. Modify BOARD_ID7. GPU GT, KB, GTR PU 10k ohm, KA PD 10k. (page 8.) 8. Change the RTC clock crystal Y2 part number to BG3327680C6 (page 6.) 9. Change Q115, Q129 part number to BAM70020076 (page 19.) 10. Modify R11283 to +3V fixed the SSD issue (page 27.) 11. Change the HOLE16 NUT part number to MBZAA002010 (page 27.)
	B2	1/7
1/18		1. Update the System Block Diagram (page 1.) 2. Update the part number option same as B-SMT BOM.
1/19		1. Power team remove JUMP and change 0 ohm to shortpad (page 31-41.) 2. Modify some description, value and part number have blank.
1/20		1. Change C144,C150,C190,C199,C248,C645,C650,C659,C666,C690,C696,C697,C702 to 22uF, part number : CH6221M9A00 (page 5.) 2. Change C171,C178,C203,C219,C224,C226,C233,C236,C243,C251,C255,C272,C273,C282,C289,C691,C692,C693,C694,C703,C704,C705,C706,C707,C202,C210 to 10uF, part number : CH6101M9905 (page 5.)
1/21		1. Change D2,D3,D4,D5,D4013,D4014,EC51,EC52 main source part number from BC040201Z00 to BC00572500.

Dr-Bios.com

 Quanta Computer Inc. PROJECT : ZAA Change list	DOC NO.	PROJECT MODEL :	ZWA	APPROVED BY:		DATE:	
		PART NUMBER:		DRAWING BY:		REVISION:	

Stage	Date	CHANGE LIST	
C	1/22	1. Reserve R11288, R11289, R11290, R11291 0ohm for POA NC function (page 26.) 2. Change Q115, Q129 main source to BAM70020002 3. Change Q5, Q4201 main source to BA039040020. 4. Change D7, D4000 main source to BCBAT54CZ01. 5. Change Q3, Q32, Q4301 main source to BAM70020047.	
	1/26	1. Change CN5 part number to DFHS40FS036 (page 22.) 2. Change CN4 part number to DFHS11FR170 (page 4.) 3. Modify POA circuit for C-stage test (page 26.)	
	1/27	1. Change the TPS25810RVC pu-high power from +5V_S5_V2 to +3V_S5 (page 20.) 2. Reserve R11193 for Type-C detec issue (page 20.) 3. Change 0 Ohm to short pad R11,R14,R15,R28,R66,R67,R11129,R102,R194,R224,R229,R235,R790,R791,R792,R11111,R11112,R11113,R11140,R112,R135,R179,R180,R182,R185,R187,R188,R192,R193,R198,R240,R252,R11131,R164,R246,R339,R350,R11185,R11186,R550,R657,R718,R721,R782,R11153,R11283,R795,R796,R797,R816,R817,R818,R819,R820,R821,R11196,R11199,R11202,R11207,R11279,R11280,R11281,R948,R951,R956,R958,R959,R960,R11061,R11062,R11110,R11133,R11134,R11136,R11137,R11138,R11139,R11141,R11253,R11254,R11255,R11256,R11267,R11270,R4328,R4335,R2855,R2870,R318,R221,R403,R405,R742,R743,R725,R745,L19,R2872. 4. Add TYPE0 part at Type-C power function (page 32.) 5. Add BL0 part at keyboard back-light (page 28.) 6. Reserve 15" 17" Dual DMIC circuit part (page 25.) 7. Reserve C4821 for NAC function (page 24.)	
	1/28	1. Add EV0 part at HOLE8, HOLE9 (page 27.)	
	1/29	1. Stuff PR233, PR234 for GT3e power function (page 37.) 2. Add D220, D100 part at CPU power side (page 5.) 3. Change PR209, PR210 from short pad to 10 ohm (page 31.)	
	2/2	1. Modify POA circuit for C-stage test (page 26.) 2. Remove HOLE25 because not used (page 25.) 3. Change HOLE13, HOLE14, HOLE15 foot print to H-C256D161P2 (page 25.)	
	2/3	1. Modify POA circuit for C-stage test (page 26.) 2. Change PC115 from CH5104K9906 to CH41006K911 for FAE suggest (page31.) 3. Stuff PC138 for FAE suggest (page 37.)	
	2/4	1. Update C-test BOM.	
	2/16	1. Change PR6121 from CS31002FB26 to CS29312FB13 (page 32.) 2. Add C376 distinguish ZAA/ZAAA 15" serial and ZYJ/ZYI 17" serial (page 25.) 3. Change LED current limiting resistor blue and orange to 47 ohm and 124 ohm (page 28.)	
	2/17	1. Change PU6010 from AL006575002 to AL051225003 for 3/5V IC noise issue (page 32.)	
	RAMP	2/22	1. Stuff PC6229, PC6212 for 3/5 voltage IC noise and charging issue (page 32, 37.) 2. Change PR183, PR184, PR209, PR210 to shortpad for 3/5 voltage IC noise and charging issue (page 31.) 3. Modify RP1 circuit (page 28.)
		3/3	1. Unstuff R694, R699 (page 27.) 2. Change 0 Ohm to shortpad R3, R4 R365, R640, R653, R659, R668, R11191, R11192, R16, R212, R404, R406, R414, R419, R752, R789, R237, R672. 3. Remove RP2, RP3, RP4, RP5, L69 for SMT colay issue. (page 20.)
		3/9	1. Change 0 Ohm to shortpad R11284, R2870, R2872, R11298, PR6296, R4329, R4336, PR112. 2. Change PR201, PR202 and PR211 to 1.5k, 97.6k and 267 ohm for GT2 and GT3 (page 36.) 3. Add PC6232, PC6233 at 3/5 V Vin (page 32.) 4. Change PL6013 from luH_7X7X3 to 2.2uH_7X7X3 (page 32.)
3/10		1. Change C714 and C724 value from 10p to 1000p for projector issue (page 22.) 2. Remove SW2 for RAMP-stage (page 30.) 3. Change PU10, PU11, PU20 footprint to son14-3x2-4-15p-smt (page 32.)	
3/15		1. Change RTC crystal circuit C351 and C362 value from 6.8p to 15p for EA issue (page 22.) 2. Modify GPU power solution for cost down (page 40.)	
3/25		1. Change R237 shortpad to 0 ohm for next PCB rev. F (page 27.) 2. Reserve POA function (page 26.)	

Dr-Bios.com

 Quanta Computer Inc. PROJECT : ZAA Change list	DOC NO.	PROJECT MODEL : ZWA	APPROVED BY:	DATE:
		PART NUMBER:	DRAWING BY:	REVISION: