


ZAA Serials SKL ULT SYSTEM BLOCK DIAGRAM




- BOM**
- IV@ : iGPU
 - EV@ : Optimus
 - KBL15@ : For Key/B 15"
 - KBL17@ : For Key/B 17"
 - KBL@ : Key/B backlight
 - TPM@ : TPM
 - GS@ : G-SENSOR
 - TDI@ : Touch PAD I2C
 - TSU@ : Touch Screen (USB)
 - TSI@ : Touch Screen (I2C)
 - GT3@ : GT3 CPU
 - NAC@ : Non IOAC
 - IOAC@ : For IOAC
 - SP@ : Special part
 - GC6@ : for GC6
 - FPD@ : for 8 Pin Finger/P.
 - GKA@ : For kill GPU A-chanle.
 - GKB@ : For kill GPU B-chanle.
 - ROM@ : For SKL or KBL
 - TYC@ : For Type-C

BQ24780S Battery Charger P33	G5316RZ1D +1.2VSUS P37	Thermal Protection Discharger P41
TPS51225R +3V/+5V P34	ISL95859HRTZ-T +VCORE/VCCSA/VCCGT P38-39	UP1658RQKF +VGPU CORE P42
RT8237CZQW +1V_S5 P35	ISL95808 VCCSA P39	RT8068AZQW +1.05V_GFX/+3V_GFX +1.5V_GFX P43
NB681GD-Z +VCCOPC/+VCCOPIOP36		

CH6221M9A00
 CH6221M9A01
 CH6221M9A02

CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25
 CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25
 CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25


remove TPM from SKL , KBL keeps it.---- for B2
 add POA FUNCTION, add 0hm*4 between EC to POA conn & server VST * 7 pcs
 POA (change FP power from 3v to 5v)



AJ0QKKQV700 -->CPU(1356P)KBL 1.7G QKQ(FCBGA) -----no use
 AJ0QKKSU700 -->CPU(1356P)KBL 2.4G QKKS(FCBGA)
 AJ0QKJWQ702 -->CPU(1356P)KBL-U 2.6G QKJW(BGA) QCI PN ---- C-test


i3-6100U AJSR2EUU707
 i5-6200U AJSR2EYU707
 i7-6500U AJSR2EZRT707
 i5-6267U AJSR2JK8T02--no use

Skylake ULT (DISPLAY,EDP)



Lo to RTS2166 IC

eDP_RCOMP
 Trace length < 100 mils
 Trace width = 20 mils
 Trace spacing = 25 mils




H_PECI (50ohm)
 Route on microstrip only
 Spacing > 18 mils
 Trace Length: 0.4-6.125 inches





H_PROCHOT#
 Trace Length 1-6 inches
 Length match < 300 mils

SM_RCOMP[0:2]
 Trace length < 500 mils
 Trace width = 12-15 mils
 Trace spacing = 20 mils




PCH JTAG
 JTAG_TCK,JTAG_TMS
 Trace Length < 9000mils



2/16
 _XDP_TCK1,_XDP_TMS
 don't need pull up or pull down
 5/29 XDP_TCK0 R558 Stuf


CPU thermal trip




Change Data and DQS to interleave.

SKL ULT (DDR3L)


SKL ULT (DDR3L)





For Sx,stuff Q? in DDR_VTT_CNTL



DRAMRST




DRAM COMP




SKL ULT (SIDEBAND) GPIO

H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4-6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches






Add GPU Power Control Signals





UART2 for RMT

Touch Pad
Touch Screen




HDA













Skylake-U Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = *Disable Top Swap (IPD 20K) 1 = Enable Top Swap Mode	+3V ○ R625 1K 4 SPKR
GPP_B18 (GSPI0_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) 1 = Enable No Reboot Mode	+3V ○ R619 1K 4 GSPI0_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Crypt to TLS (IPD 20K) 1 = Enable Intel ME Crypt to TLS	+3V_S5 ○ R160 10K 4 SMBALERT# <?>
GPP_B22 (GSPI1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (IPD 20K) 1 = LPC	+3V ○ R207 1K 4 GSPI1_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (IPD 20K) 1 = eSPI selected for EC	+3V_S5 ○ R586 1K 4 SML0ALERT# <?>
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(IPU 15 ~ 40K)	
GPP_B23 (SML1ALERT#/PCHHOT#)	Reserved	RSMRST#	(IPD 20K)	
SPI0_IO2	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_IO3	Reserved	RSMRST#	(IPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (IPD 20K) 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal HDA_SDO_R R733 1K 4 ME_Wr# <?>
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (IPD 20K) 1 = Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (IPD 20K) 1 = Port C is detected	




+3V_S5
+3V
<2,3,6,7,8,9,11,21,25,27,28,29,31,33,35,36,41>
<2,6,7,8,9,12,13,14,16,22,23,24,25,26,27,28,29,31,33,34,35,36,37,40,41,42>


Skylake ULT (GPU, SATA, ODD, CLK, USB2&3)



- 1. AHL03003057 DBV CR2032
- 2. AHL03003003 VDE CR2032






For M.2 wifi module must



SP@ socket P/N: DFHS08FS023 only for A-TEST

SPI ROM	Vender	Size	Quanta P/N	Vender P/N	Platform
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ	SKL
	GGD	8M	AKE2EZN0Q00	GD25B64CSIGR	KBL



Winbound for SKL / Giga for KBL












Dr-Bios.com

Quanta Computer Inc.
PROJECT : ZAA


Size	Document Number	Rev
	Skylake 5 (SATA/HDA/SPI)	1A
Date:	Friday, February 05, 2016	Sheet 7 of 48




	Low	High		Low	High
BOARD_ID0	VRAM X32	VRAM X16	BOARD_ID5	14"	15/17"
BOARD_ID1	Non IOAC	IOAC	BOARD_ID6	Reserved (Default)	Reserve
BOARD_ID2	No G-sensor	G-sensor	BOARD_ID7	GPU-> KA (Kill A-channel) (Default)	GPU-> KB (Kill B-channel)
BOARD_ID3	No TPM	TPM			
BOARD_ID4	No touch panel	touch panel			




Power Sequence





VCCST PWRGD CRB is via +1.05V PG



SYSPWOK






Quanta Computer Inc.
PROJECT : ZAA

Size: Document Number: **Skylake PCH-LP 15/19 (POWER)** Rev: 1A
 Date: Friday, February 05, 2016 Sheet: 9 of 48

Dr-Bios.com

Skylake ULT (GND)





Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	Skylake 10/17/18 (GND)	1A
Date:	Friday, February 05, 2016	Sheet 10 of 48





Intel APS Fixture use




Dr-Bios.com

		Quanta Computer Inc. PROJECT : ZAA	
		Size Document Number CPU/PCH XDP	Rev 1A
Date: Friday, February 05, 2016		Sheet 11	of 48








For EMI RESERVE




Place these Caps near So-Dimm0.
1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution





[MEMORY I/F A]

MEMORY I/F C

GDDR5 NO USE

GDDR5 NO USE

PLACE CLOSE TO GPU BALLS

PLACE CLOSE TO BGA








C574 close to K27 (under GPU)
 C575 close to U27 (under GPU)
 C576 near to GPU

C262 close to H27 (under GPU)

Quanta Computer Inc.

PROJECT : ZAA

Size	Document Number	Rev
	N16 - 2/5 (Memory)	1A
Date:	Friday, February 05, 2016	Sheet 15 of 48



Dr-Bios.com

Quanta Computer Inc.

PROJECT : ZAA

Size	Document Number	Rev
	N16 - 3/5 (Display)	1A
Date:	Friday, February 05, 2016	Sheet 16 of 48


x16 (8L)					
#2					
SKU15 (B6)	SKU16 (B6)	SKU17	SKU19 (B5)	SKU18	SKU20
GT3	(B6)				For VRAM Timing Tuning
i5-6200U	i7-6500U	i5-6200U	i5-6200U	i5-6200U	i5-6200U
N16S-GTR	N16S-GTR	940M KA	940M KB	940M KA	940M KB
4G	4G	4G	4G	4G	4G
512x16x4	512x16x4	512x16x4	512x16x4	512x16x4	512x16x4
K4G80325FB-HC03 (Samsung)	MT51J256M32HF-60A(Micron)	K4G80325FB-HC03 (Samsung)	K4G80325FB-HC03 (Samsung)	MT51J256M32HF-60A(Micron)	MT51J256M32HF-60A(Micron)

Default setting : N16S-GTR, Samsung 4GB

Package	DevID
(default) N16S-GTR	GB4b-128
N16S-GT1-KA	GB4b-128
N16S-GT1-KB	GB4b-128

Resistor P/N

4.99K	→ CS24992FB26
10K	→ CS31002FB26
15K	→ CS31502FB24
20K	→ CS32002FB29
24.9K	→ CS32492FB16
30.1K	→ CS33012FB18
34.8K	→ CS3482FB22
45.3K	→ CS34532FB18
49.9K	→ CS34992FB10



	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111






N16S-GTR VRAM Configuration Table: N16S-GTR-B-A2 GM108-770-A2 AJON16SOT24

	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60A--A die	AKG5QGT502 AKG5LGUTL04	4.99K Pull down 10K Pull down
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60A--A die	AKG5QGT502 AKG5LGUTL04	4.99K Pull down 10K Pull down

N16S-GT1-KA/KB-A2 VRAM Configuration Table: N16S-GT1-KA-A2 GM107-710-KA-A2 AJON16SOT22
N16S-GT1-KB-A2 GM107-710-KB-A2 AJON16SOT23


	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60A--A die	AKG5QGT502 AKG5LGUTL04	4.99K Pull up 10K Pull up
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60A--A die	AKG5QGT502 AKG5LGUTL04	4.99K Pull up 10K Pull up




Mult-level mode strapping:
 Rx=40,2k PD
 1.ROM_SCLK = 4.99K PD
 2.ROM_SO = 4.99K PD for GTR ; 4.99K UP for GT1-KA/KB
 3.ROM_SI = VRAM Configuration Table
 4.STRAP0 = 49.9K PU
 5.Strap4~1 = Reserve Pull up and Pull down



(GB4b-128)

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	Refer table
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE	0000 ---GTR 1000 ---GT1-KA/KB
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND				[Stuff 49.9K PU]
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND				[Do Not Stuff]
STRAP2					
STRAP3					
STRAP4					





→ +VGPU_CORE <41>



DrBios.com

Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	N16 - 5/5 (Power)	1A
Date:	Friday, February 05, 2016	Sheet 18 of 48

For KA of GPU

CHANNEL A: 1G/2G GDDR5 X16



GDDR5 Mode B Mapping



Channel	Chip	Memory
< 0-31 >	CM00	CM0
	CM01	CM1
	CM02	CM2
	CM03	CM3
> 32-63 >	CM04	A3_BA3
	CM05	A2_BA2
	CM06	A4_BA4
	CM07	A1_BA1
CM08	CM08	AB*
	CM09	A12_APU
	CM10	A0_A10
	CM11	A13_A9
CM12	CM12	RAS*
	CM13	RST*
	CM14	CM13
	CM15	CAS*

CM* is strap pin to set ODT value of memory chip




RST PD place @ the end of daisy-chain.

DP TO VGA

Close to CPU side of CAP.



<7,12,13,29>
<7,12,13,29>





- Note:
- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
 - 2- C5 should be X5R material
 - 3- R6, R7, R8 should be 75 ohm with +/-1%
 - 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
 - 5- This configuration is for internal ROM mode and using embedded LDO mode.








Dr-Bios.com

OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode

From PCH



HDMI connector




Dr-Bios.com

LAN & Card reader Combo (LAN)

+3V
+3VPCU
+3V_S5
<2,4,6,7,8,9,12,13,14,16,22,23,24,26,27,28,29,31,33,34,35,36,37,40,41,42>
<2,3,4,6,7,8,9,11,21,27,28,29,31,33,35,36,41>

Giga LAN (LAN)



Card Reader (CRD)




Share Pin

SP1	SD_D1
SP2	SD_D0
SP3	SD_CLK
SP4	SD_CMD
SP5	SD_D3
SP6	SD_D2
SP7	SD_WP
SP8	SD_CD
SP9	MS_TMS4









2'nd source --> DFHS11FR170



EMI




Leakage circuit (MPC)



Transformer


DBOLL1LAN00 --> Main
DBOZ06LAN00 --> 2'nd
DBOX31LAN00 --> 2'nd

Layout: All termination signal should have 30 mil trace




4/20 REV.D add TP85~TP100 for AZ chip ICT/ATE Capacitor test

RJ45 Connector




Dr-Bios.com


2.5" SATA HDD (HDD)




SATA ODD Connector





ODD Power (SATA)



TPM NPCT650 (TPM)








POA(FPD) for Intel Base platform




Quanta Computer Inc.
PROJECT : ZAA
HDD/ODD/TPM NPCT650
 Date: Friday, February 05, 2016 Sheet 27 of 48

Leakage circuit (MPC)




14" DFHS75FR307 (TH=5.0 a-test)
15"/17" DFHS75FR299 (TH=4.8 a-test)




Dr-Bios.com


KEYBOARD (KBC)




KB_BL LED (KBC)




G-sensor (ACS)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)



CPU FAN (THM)




POWER LED (UIF)



Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	KB/TP/FAN	1A
Date:	Friday, February 05, 2016	Sheet 29 of 48

USB Charger to 3.0 (UBC)



	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X




RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
 1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_LO < 80.6 kΩ.
 The following equation programs the typical current limit:

$$IOS_typ(mA) = 50,250 / (RILIM_XX(K\Omega) + 0.1)$$



 (1)
 RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.

GMT:AL003703000 (G3703)
 TI:AL002544001 (TPS2544)
 Silergy: AL055544000 (SLGC55544VTR)



USB 3.0 Connector (UB3)



USB3.0 conn, 2'nd : DFHS09FR679




USB2.0 DB (UB2)



Dr-Bios.com


Double Check ADP-In Type



REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr} = 0.793V$ for 3.965A current limit
 $ILIM = 0.793V$
 $R_{sr} = 0.01ohm$


Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number	Rev
	Charger (BQ24780S)	1A
Date:	Friday, February 05, 2016	Sheet 32 of 48




OCP:16A
 $L(\text{ripple current}) = (9-3) \cdot 3 \cdot (1 \mu\text{s} \cdot 0.3\text{M} \cdot 9) = 7.407\text{A}$
 $I_{\text{ocp}} = 18 - (7.407/2) = 12.296\text{A}$
 $V_{\text{th}} = (12.296 \cdot 4.5\text{m}\Omega) + 1\text{mV} = 61.252\text{mV}$
 $R(\text{lim}) = (61.252\text{mV} \cdot 8) / 10\text{uA} \approx 49\text{k}$


Rds(on)=4.9m ohm




OCP:11A **Rds(on)=14.5m ohm**
 $L(\text{ripple current}) = (9-3.3) \cdot 3.3 \cdot (2.2 \mu\text{s} \cdot 0.35\text{M} \cdot 9) \approx 2.676\text{A}$
 $I_{\text{ocp}} = 11 - (2.676/2) = 9.662\text{A}$
 $V_{\text{th}} = (9.662 \cdot 14.5\text{m}\Omega) + 1\text{mV} = 141.099\text{mV}$
 $R(\text{lim}) = (141.099\text{mV} \cdot 8) / 10\text{uA} = 112.88\text{k}$




Soft-Start




Soft-Start




Soft-Start






+1V_S5
 1.0 Volt +/- 5%
 TDC : 6.82A
 PEAK : 9.1A
 Width : 280mil



Dr-Bios.com



+VCCOPC Power only for 2+3e CPU

+VCCOPC
TDC : 4.5A
PEAK : 6A
Width : 200mil




Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EPIO
150K	Other

	LP#	C1	C0	Vo
VCCEDRAM	0	X	X	0V
	1	0	0	0.8V(MSM)
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V



Quanta Computer Inc.
PROJECT : ZAA

Size	Document Number +VCCOPC (NB681GD-Z)	Rev 1A
Date:	Friday, February 05, 2016	Sheet 35 of 48



TDC : 0.38A
PEAK : 0.5A
Width : 20mil

TDC : 0.45A
PEAK : 0.6A
Width : 20mil

+1.2VSUS
1.2 Volt +/- 5%
TDC : 5A
PEAK : 6.67A
OCP : 9A
Width : 200mil


VID	Ref. Voltage
High	0.675V
Low	0.75V

OCP=9A
L ripple current
= $(19-1.2) \cdot 1.2 / (1 \mu \cdot 500k \cdot 19)$
=2.248A
Vtrip= $9 \cdot (2.248/2) \cdot 14.5mohm$
=114.202mV
Rlimit= $114.202mV / 5 \mu A \cdot 10 = 228.4Kohm$


DDR=1.2V
PR258=7.87K/F_4
PR266=10K/F_4

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

+2.5VSUS Power Rail For DDR4



10/26 Reserve +2.5V for DDR4 VDDSPD




Check PU high with HW

SVID near PU1

ZRW REV-F add 1000p

GT2 : PR19 Unstuff	GT3 : PR19 CS41003F932 100K
GT2 : PR6301 CS00002JB38 0 ohm	GT3 : PR6301 Unstuff
GT2 : PC17 Unstuff	GT3 : PC17 CH3224K1B01 0.022U/25V
GT2 : PC18 Unstuff	GT3 : PC18 CH3224K1B01 0.022U/25V
GT2 : PR192 CS12802FB00 280 ohm	GT3 : PR192 CS13402FB00 340 ohm
GT2 : PC134 CH4104K9B03 0.1uF/25V	GT3 : PC134 CH4152K9B02 0.15uF/10V
GT2 : PR198 CS38872FB18 88.7K	GT3 : PR198 CS39312FB15 93.1K
GT2 : PR202 CS38872FB18 88.7K	GT3 : PR202 CS39762FB12 97.6K
GT2 : PR194 CS21912FB13 1.94K	GT3 : PR194 CS22552FB01 2.55K
GT2 : PR203 CS38872FB18 88.7K	GT3 : PR203 CS38872FB18 88.7K
GT2 : PR207 CS41622FB11 162K	GT3 : PR207 CS41402FB14 140K
GT2 : PR201 CS21372FB19 1.37K	GT3 : PR201 CS21502FB14 1.5K
GT2 : PR211 CS12372FB00 237 ohm	GT3 : PR211 CS12672FB02 267 ohm

IMVP8 Vcore Controller
 Rail A (1 phase) : VCORE
 Rail B (2 phase) : VCCGT
 Rail C (1 phase) : VCCSA




Skylake-U U23e 15W/28W (1+2+1 Phase)

VCORE	VCCGT	VCCSA	VCCGTU
Icc TDC PL2 : 23A	Icc TDC PL2 : 40A	Icc TDC PL2 : 5A	
Icc Max : 29A	Icc Max : 64A	Icc Max : 5A	
OCp : 35A	OCp : A	OCp : 6A	
Fsw : 800KHz	Fsw : 800KHz	Fsw : 800KHz	
VCORE L/L :	VCCGT L/L :	VCCSA L/L :	
R_DC_LL : 2.1mV/A	R_DC_LL : 2mV/A	R_DC_LL : 10.3mV/A	
R_AC_LL : 2.1mV/A	R_AC_LL : 2mV/A	R_AC_LL : 10.3mV/A	

VCCGTU merge to VCCGT

Quanta Computer Inc.
 PROJECT : ZAA
 Document Number : CPU_CORE (ISL9589HRTZ-T)
 Date : Friday, February 25, 2016 Sheet : 97 of 48

VCCSA



VCCSA


Icc TDC PL2 : 5A
 Icc Max : 5A
 OCP : 6A
 Fsw : 800KHz



VCCSA L/L :

R_DC_LL : 10.3mV/A
 R_AC_LL : 10.3mV/A

<37> ISUMP_C PR222 3.65K/F 6
 <37> ISUMN_C PR221 10/F_6


<23,26,27,32,33,34,35,36,37,38,40,41,42> +VCCSA
 <21,30,33,36,37,38,41> VIN
 +5V_S5

 Quanta Computer Inc. PROJECT : ZAA		Size	Rev
		Document Number	1A
VCCSA (ISL95808HRZ-T)		Date:	Friday, February 05, 2016
Sheet 39 of 48		1	




Thermal protection

Need fine tune for thermal protect point
Note placement position
TEMP=85C




For EC control thermal protection (output 3.3V)




		PROJECT : ZAA	
		Size Document Number +1.8V/+1.5V/Thermal Protect	Rev 1A
Date: Friday, February 05, 2016		Sheet 40 of 48	

Double Check OCP SETTING





Component Value	Config B
R1	20K
R2	20K
R3	2K
R4	18K
R5	0-ohm
C	2.7 nF




**N16P-GX(40W/GDDR5)
OpenVR Config:B**

+VGPU_CORE
 Countinue current:51.1A
 Peak current:87A
 OCP:112A
 FSW:300KHz
 L/L=0mV/A


<14.15.16>
 <14.16.17.31>
 <15.19.20>



+1.35V_GFX for GDDR5




VGA power up sequence





Power plane	Description	Voltage	S0	S3	S5
+VCCCORE	Core voltage for CPU	0.55-1.5	ON	OFF	OFF
+VCCGT	Voltage for on-Die VGA of CPU	0.55-1.5	ON	OFF	OFF
+VCCGTX	Voltage for on-Die VGA of CPU	0.55-1.5	ON	OFF	OFF
+VDDQ_VTT	0.6V switched power rail for DDR4 terminator	0.6	ON	ON	OFF
+VDDQ	0.6V switched power rail for DDR4	0.6	ON	ON	OFF
+VCCSA	Voltage for system agent of CPU	0.55-1.15	ON	OFF	OFF
+1.2VSUS	1.2V switched power rail for DDR4	1.2	ON	ON	OFF
+1V_S5	1V switched power rail	1	ON	ON	ON
+1V_SUS	1V switched power rail	1	ON	ON	OFF
+VCCIO	Voltage for I/O of CPU	1	ON	OFF	OFF
+VCCOPC	Voltage for on package cache of CPU	1	ON	OFF	OFF
+2.5V_SUS	2.5V switched power rail for DDR4	2.5	ON	ON	OFF
+1.8V_S5	1.8V switched power rail	1.8	ON	ON	ON
+1.5V	1.5V switched power rail	1.5	ON	OFF	OFF
+3V_S5	3.3V switched power rail	3.3	ON	ON	ON
+3VPCU	3.3V always on power rail	3.3	ON	ON	ON
+3V	3.3V switched power rail	3.3	ON	OFF	OFF
+5VPCU	5V always on power rail	5	ON	ON	ON
+5V_S5	5V switched power rail for system	5	ON	ON	ON
+5V	5V switched power rail	5	ON	OFF	OFF
VIN	Adaptor power supply	19	ON	ON	ON
+2.5V	2.5V switched power rail for DDR4	2.5	ON	OFF	OFF
+3V_RTC	RTC power	3.3	ON	ON	ON
+VGPU_CORE	VGA power	0.6-1.2	ON	OFF	OFF
+1.05V_GFX	VGA power	1.05	ON	OFF	OFF
+1.35V_GFX	VGA power	1.35	ON	OFF	OFF
+3V_GFX	VGA power	3.3	ON	OFF	OFF
+5V_S5_V2	5V for Type-C source power rail	5	ON	ON	ON
+TYPEC_VBUS	5V Type-C power rail	5	ON	ON	ON

VGA Reset












PEX_RST timing



N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared


Battery Mode

Non Deep Sx




Dr-Bios.com

Skylake U Non-Deep Sx Platform Power on sequence






Dr-Bios.com

實線表default
虛線表reserve




Dr-Bios.com

Skylake U



EC
IT8987CX



Dr-Bios.com

B-CHANGE


- B0. Change FP from 0201 to 0402; C689,C688,C683,C194,C241,C227,C216,C242,C205,C252 for RDC request.
 B1. Change CN95, CN6, CN20, CN2019, CN7, JDIMI, JDIM2, CN10 of foot-print
 B2. Page 33 Mount PR6296, remove PR6295 for EC can't boot issue
 B3. Page 12 Delete R11170, mount R11133 for DDR4's SPD
 B4. Page 13 Delete R11174, mount R11134 for DDR4's SPD
 B5. Page 27 Change POA IC U1006's P/N. (AL000103006)
 B6. Page 28 Change CN23's P/N--- 5H; Reserve R11284
 B7. Page 25 change R247 value from 0 to 2.2 Ohm (CS-2204PA00); Change R251, R262, R269, R11265 footprint from 0603 to 0805 (LAN)--(CS07504FA11)
 B8. Page 2 Mount R485 for THERMR1P4
 B9. Page 17 Change R4314 & R4306 of value for KA/KB
 B10. Page 6 Mount Q6060 for CMOS issue
 B11. Page 31 Swap U45 Pin81 & Pin32 for DAC Fan; Add D4015 for ESD; Reserve R11282 for battery
 B12. Page 6 R512 Change P/N from 58 to 1 % (CS22702FB14)
 B13. Page 8 IOAC setting change into none IOAC R598 mount , R599 remove.
 B14. Page 29 Delete R328,R11109,R327,R347,R346,C4716,C4718,C4717,C4558 & Q6061; Add C321,C723,C728,C719,R218 & U12 for DAC Fan; Change CN8's P/N
 B15. Page 29 Change KB/BL connector CN's FP,P/N. (DFPC04PR111) & remove CN2018 for ME request
 B16. Page 29 Change CP1-CP6 into 0402 size, from C4788-C4811
 B17. Page 26 Change Speaker connector CN18's FP,P/N. (DFHD04MR176)
 B18. Page 26 Modify U16,U4512 pin2 to +3V , then off U16 & U4512
 B19. Page 15 Change C4117,C4118 from 22U into 10U, and Add C4815, C4812 (10U-0402) for layout space.
 B20. Page 18 Change C4423,C4426 from 22U into 10U, and Add C4813, C4814 (10U-0402) for layout space.
 B21. Page 31 Change SW4's P/N & FP; Add R1283 for EC AUTO RECOVERY.
 B22. Page 28 Change Hole16's P/N & FP, Add Hole25, Hole26 for ME modify ; Add R11284
 B23. Page 5 Change C202 value from 47U to 22U & add C4816
 B24. Page 21 change R11268,R11271 from 33 to 47 Ohm ; change L5,L6,L7's P/N; Not mount C718,C716,C319,C333,C336
 B25. Page 32 Change PJ3's FP
 B26. Page 30 Change U22's FP
 B27. Page 24 Change CN12's FP
 B28. Page 4 Change C739 from 10 to 22P & mount for EMI request
 B29. Page 21 Add C4817 & C4818 for EMI request
 B30. Page 2 Change R577 & R152 power to +3V_S5 for leakage
 B31. Page 8 Change R211 power to +3V_S5 for leakage
 B32. Page 22 Add R11285, R11286 (reserve)
 B33. Page 21 Canclle co-layout R11225,R11226,R11227,R11228,R11229,R11230,R11231 & R11232.
 B34. Page 14 Change C356 & 362 for vendor recommend
 B35. Page 24 Mount R11277, Remove R11274 change to -4db

Power-CHANGE

- B36. Page 33 Delete JP18, JP20 ,PR248,PR249,PR6127,PR6219,PR345,PR244 ,PR247,PR246,PR266,PR272
 B37. Page 34 Delete JF9
 B38. Page 35 Delete JP16
 B39. Page 36 Delete JP22,JP29
 B40. Page 37 Change PR225,PR224's value from 10k to 13.7K; Add SP@ at PR194,PR203,PR207,PR202
 B41. Page 38 Delete JP24, change JP25 to PR6304
 B42. Page 39 Delete JP26
 B43. Page 40 Delete PR6298,PQ6066,PR137,PQ4,PR153,PQ10; Change PU2 & PU6's P/N for ESD.
 B44. Page 41 Delete JP34
 B45. Page 42 Delete JF10,JP35
 B46. Change DDR solution to RT8231B
 Change +1V_S5 solution to G5335
 Change +1.35V GFX solution to G5335
 Revise LDO P/N to AL001282000 (YB1282PSPF8)
 LDO (PU2 & PU6) Pin4 adding 1u/6.3
 B47. Page 37 Change PC10, PC20, PR192,PC28,PR211,PR220 & PC39 of value.
 B48. Page 25 Add R6308

C-CHANGE

- C1. Change 0 Ohm to short pad & remove JP,
 R11,R14,R15,R28,R66,R67,R11129,R102,R194,R224,R229,R235,R790,R791,R792,R11111,R11112,R11113,R11140,R112,R135,R179,R180,R182,R185,R187,
 R188,R192,R193,R198,R240,R252,R11131,R164,R246,R339,R350,R11185,R11186,R550,R657,R718,R721,R782,R11153,R11283,R795,R796,R797,R816,
 R817,R818,R819,R820,R821,R11196,R11199,R11202,R11207,R11279,R11280,R11281,R948,R951,R956,R958,R959,R960,R11061,R11062,R11110,R11133,
 R11134,R11136,R11137,R11138,R11139,R11141,R11253,R11254,R11255,R11256,R11267,R11270,PR257,PR263,PR267,PR274,PR281,PR82,PR83,PR94.
 PR87,PR254,PR264,PR109,PR110,PR117,PR122,JP8,JP10,JP14,JP15,JP17,JP22,JP33,JP19,JP21
 R4328,R4335,R2855,R2870,R318,R221,R403,R405,R742,R743,R725,R745,L19,R2872
 C2. Page 31 remove SW2 -- power bottom
 C3. Page 29 Change CN20 & CN2019 K/B connector of P/N
 C4. Page 27 Delete Q76, R11298; Add C4819, R11290 ,R11291,R11298,R11299,R11302,R11303,R11300,R11301,R11292,R11293,R11294,R11295 for co-layout POA & PBA ; Reseeve EC52,EC53,R11289 & R11287
 C5. Page 21 remove R11193, double mount at type-C
 C6. Page 32 for power request change short pad to 10 Ohm, location PR209 & PR210; Change PC115 of value
 C7. Page 8 remove R618, it can't mount, because none device.
 C8. Page 38 mount PC138 -- power request.

 Quanta Computer Inc. PROJECT : XAA Change list	DOC NO.	PROJECT MODEL :	ZWA	APPROVED BY:		DATE:
		PART NUMBER:		DRAWING BY:		REVISION: