


# Zoro SL (ZRW) SKL ULT SYSTEM BLOCK DIAGRAM





**BOM**

- IV@ : iGPU
- EV@ : Optimus
- GT@ : N16S-GT / GC6
- GM@ : N16V-GM / WO GC6
- DR@ : For Dual Rank ( VRAM 8 pcs)
- KBL@ : Keyboard backlight
- TPM@ : TPM
- TPM\_N@ : For TPM 2.0
- TPM\_I@ : For TPM 1.2
- 8M@ : 8M FLASH ROM
- 4M@ : 4M FLASH ROM
- GS@ : G-SENSOR
- TDI@ : TOUCH PAD I2C
- TSU@ : TOUCH SCREEN USB
- TSI@ : TOUCH SCREEN I2C
- GT3@ : GT3 CPU
- NAC@ : Non IOAC
- IOAC@ : For IOAC


<b>BQ24780RUYR</b> Battery Charger P30	<b>G5316RZ1D</b> +1.35VSUS P35	<b>Thermal Protection Discharger</b> P40
<b>TPS51225</b> +3V/+5V P31	<b>MDV1528Q</b> +5V_S5/+3V_S5/+3V/+5V P31	<b>UP1658RQKF</b> +VGPU CORE P41
<b>RT8237CZQW</b> +1V_S5 P32	<b>ISL95859HRTZ-T</b> +VCORE/VCCSA/VCCGT P38	<b>RT8068AZQW</b> +1.05V_GFX/+3V_GFX +1.5V_GFX P42
<b>NB681GD-Z</b> +VCCOPC/+VCCOPROP33		

Dr-Bios.com



### Skylake ULT (DISPLAY,eDP)



**eDP\_RCAMP**  
 Trace length < 100 mils  
 Trace width = 20 mils  
 Trace spacing = 25 mils





#### CPU thermal trip





#### PCH JTAG

**JTAG\_TCK,JTAG\_TMS**  
 Trace Length < 9000mils

**TCK,TMS**  
 Trace Length < 9000mils





**MP remove(Intel)**  
 Change to +1V\_VCCST 11/6



Change Data and DQS to interleave.

SKL ULT (DDR3L)



SKL ULT (DDR3L)



Stuff Q54 for both UMA and GPU in DDR\_VTT\_CTRL










REV:E connect to GND

DRAM COMP



H. PECCI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4-6.125 inches


H. PWRG00D (50ohm)
Trace Length: 1-11.25 inches









Skylake-U Strapping Table



Table with columns: Pin Name, Strap description, Sampled, Configuration, note. Rows include GPP\_B14 (SPKR), GPP\_B18 (GSPi0\_MOSI), GPP\_C2 (SMBALERT#), GPP\_B22 (GSPi1\_MOSI), GPP\_C5 (SML0ALERT#), SPI0\_MOSI, SPI0\_MISO, SPI0\_B23 (SML1ALERT#/PCHHOT#), SPI0\_IO2, SPI0\_IO3, HDA\_SDO / I2S\_TXD0, GPP\_E19 (DDPB\_CTRLDATA), and GPP\_E21 (DDPC\_CTRLDATA).


Quanta Computer Inc. PROJECT : ZRW
Skylake G/7 (PEG/DMI/FDI)
Monday, July 20, 2015 Sheet 4 of 48






1. AHL03003057 DBV CR2032
2. AHL03003003 VDE CR2032











For M.2 wifi module must  
Rev:D change to shortpad












SPI ROM	Vender	Size	Quanta P/N	Vender P/N
Skylake 3.3V	WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
	GGD	8M	AKE2EZNOQ00	GD25B64CSIGR

PCH SPI ROM(8M+4M)  
15ohm CS01502JB12  
33ohm CS03302JB29






	Low	High		Low	High
BOARD_ID0	VRAM 2GB	VRAM 4GB	BOARD_ID5	Realtek Audio codec	CPU DSP
BOARD_ID1	Non IOAC	IOAC	BOARD_ID6	Reserved (Default)	Reserve
BOARD_ID2	No G-sensor	G-sensor	BOARD_ID7	Reserved (Default)	Reserve
BOARD_ID3	No TPM	TPM			
BOARD_ID4	No touch panel	touch panel			









Pin Name	Strap description	Configuration	Note
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = *Normal Operation; No stall (IPU 3K) 0 = Stall	
CFG[1]	Reserved Configuration lane		
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal	1 = *Normal Operation(iPU 3K) 0 = Lan number reversed	H & S processor used only
CFG[3]	Reserved Configuration lane		
CFG[4]	eDP enable	1 = Disabled (iPU 3K) 0 = *Enabled	CFG4 R548 1K 4
CFG[6:5]	PCI Express* Bifunction	00 = 1x8, 2x4 PCI Express* 01 = reserved 10 = 2x8 PCI Express* 11 = 1x16 PCI Express*	H & S processor used only
CFG[7]	PEG Training	1 = *PEG Train immediately follow RESET# de-assertion (iPU 3K) 0 = PEG wait for BIOS for training	H & S processor used only
CFG[19:8]	Reserved Configuration lane		

Dr-Bios.com


**Quanta Computer Inc.**  
**PROJECT : ZRW**  
 Size Document Number  
**Skylake PCH-LP 15/19 (POWER)** Rev. 3A  
 Date: Monday, July 20, 2015 Sheet 9 of 48

# Skylake ULT (GND)




**Quanta Computer Inc.**  
**PROJECT : ZRW**

Size	Document Number	Rev
	<b>Skylake 10/17/18 (GND)</b>	3A
Date:	Monday, July 20, 2015	Sheet 10 of 48







Intel APS Fixture use




Dr-Bios.com

**Quanta Computer Inc.**  
**PROJECT : ZRW**



Size Document Number CPU/PCH XDP Rev 3A  
 Date: Monday, July 20, 2015 Sheet 11 of 48




	SA1	SA0
CHA	0	0
CHB	1	0




## PC2100 DDR3 SDRAM SO-DIMM (204P)




	SA1	SA0
CHA	0	0
CHB	1	0








PEX\_IOVDD + PEX\_IOVDDQ = 1.042A











PEX\_PLL\_HVDD + PEX\_SVDD\_3V3 = 143mA



100 ohm near GPU




PEX\_PLLVDD = 130mA




**Quanta Computer Inc.**  
**PROJECT : ZRW**

Size	Document Number	Rev
	<b>N16S-GT (PCIe I/F) NVDD</b>	<b>3A</b>
Date:	Monday, July 20, 2015	Sheet 14 of 48

Dr-Bios.com









For support GC6 1.0  
For support GC6 2.0



**Quanta Computer Inc.**  
PROJECT : ZRW

Size	Document Number	Rev
	<b>N16S-GT (MEMORY/GND)</b>	3A
Date:	Monday, July 20, 2015	Sheet 15 of 48






DB-->SI change 10/25  
Use G-CLK


DB-->SI change 10/25  
Use G-CLK

**Quanta Computer Inc.**  
**PROJECT : ZRW**

Size: Document Number: **N16S-GT (DISPLAY)** Rev: 3A  
 Date: Monday, July 20, 2015 Sheet: 16 of 48










#### N16S-GT DID=0x1347 [940M]

- ROM\_SCLK = Stuff 4.99K pull down
- ROM\_SO = Stuff 4.99K pull down
- STRAP0 = Stuff 49.9K pull up
- STRAP1 = NC
- STRAP2 = NC
- STRAP3 = NC
- STRAP4 = NC
- ROM\_SI = VRAM Configuration follow below table

#### N16V-GM DID=0x1299 [920M]

- ROM\_SCLK = Stuff 4.99K pull up
- ROM\_SO = Stuff 4.99K pull up
- STRAP0 = Stuff 45.3K pull up. (EDID Panel)
- STRAP1 = Stuff 45.3K pull down.(Gen3 support)
- STRAP2 = Stuff 10k pull up.(DID 0x1299)
- STRAP3 = Stuff 4.99k pull down.(No display out)
- STRAP4 = Stuff 45.3k pull down. (Gen3/max speed)
- ROM\_SI = VRAM Configuration follow below table

**Note:** GC6 2.0 is supported by N16x GPU in the GB2B ,GB4B-12B, and GB3B-25B packages.



### GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON#	FB Clamp monitor (GC6 1.0)
0	OUT	GC6_FB_EN	GC6 FB Enable (GC6 2.0)
5	OUT	+3V_MAIN_EN	Enable GC6 +3V_MAIN
6	OUT	FB_CLAMP_REQ#	Active low FB Clamp toggle request (GC6 1.0)
6	IN	DGPU_EVENT#	DGPU EVENT from CPU (GC6 2.0)
8	OUT	VGA_OVT#	ACTIVE LOW THERMAL OVER TEMP
9	OUT	ALERT	ACTIVE LOW THERMAL ALERT
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

### N16S-GT/N16V-GM Strapping table

ROM_SI	N16S-GT [940M]	N16V-GM [920M]
2G Hynix 128Mx16	->34.8K PD	->20K PD
2G Micron 128Mx16	->45.3K PD	->30.1K PD
2G Samsung 128Mx16	->4.99K PU	->30.1K PU Single Rank
4G Hynix 256Mx16	->30.1K PU Single Rank	->15K PU
4G Micron 256Mx16	->24.9K PD	->10K PD
4G Samsung 256Mx16	->15K PD	->24.9K PD

#### Resistor P/N

- 4.99K -> CS24992FB26
- 10K -> CS31002FB26
- 15K -> CS31502FB24
- 20K -> CS32002FB29
- 24.9K -> CS32492FB16
- 30.1K -> CS33012FB18
- 34.8K -> CS33482FB22
- 45.3K -> CS34532FB18 GM
- 49.9K -> CS34992FB10 GT

#### Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

### N16S-GM/GT-LP VRAM Configuration Table ROM\_SI



RAMCFG [3:0]	DESCRIPTION	1.5V DDR3	Vendor	Vendor P/N	ROM_SI	STN B/S	Configuration
0100 0x5	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		HYNIX C-die	H5TC4G63CFR-N0C	PD 30.1K ohm	AKD5PZDTW03	Single Rank 2GB
0101 0xC	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		HYNIX C-die	H5TC4G63CFR-N0C	PU 24.9K ohm	AKD5PZDTW03	Dual Rank 4GB
0001 0x1	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		Micron E-die	MT41J256M16HA-093G:E	PD 10K ohm	AKD5PZSTL05	Single Rank Dual Rank
0100 0x2	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		SAMSUNG D-die	K4W4G1646D-BC1A	PD 15K ohm	AKD5PGWT504	Single Rank Dual Rank
0101 0x4	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		SAMSUNG E-die	K4W4G1646E-BC1A	PD 24.9K ohm	AKD5PGDT504	Single Rank 2GB
1101 0xD	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		SAMSUNG E-die	K4W4G1646E-BC1A	PU 30.1K ohm	AKD5PGDT504	Dual Rank 4GB



### N16V-GM/GL VRAM Configuration Table ROM\_SI

RAMCFG [3:0]	DESCRIPTION	1.5V DDR3	Vendor	Vendor P/N	ROM_SI	STN B/S	Configuration
0001 0x1	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		Micron E-die	MT41J256M16HA-093G:E	PD 10K ohm	AKD5PZSTL05	Single Rank or Single Rank stuffing for Dual Rank
0101 0x9	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		HYNIX C-die	H5TC4G63CFR-N0C	PU 10K ohm	AKD5PZDTW03	
0100 0x4	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		SAMSUNG D-die	K4W4G1646D-BC1A	PD 24.9K ohm	AKD5PGWT504	
1010 0xA	DDR3L 256Mx16, 64bit, 4Gb, 1000MHz		SAMSUNG E-die	K4W4G1646E-BC1A	PU 15K ohm	AKD5PGDT504	

### N16V-GM strap0-3 table


- STRAP0 = Stuff 45.3k pull up. (EDID Panel)
- STRAP1 = Stuff 45.3k pull down.(Gen3 support)
- STRAP2 = Stuff 10k pull up.(DID 0x1299)
- STRAP3 = Stuff 4.99k pull down.(No display out)
- STRAP4 = Stuff 45.3k pull down. (Gen3/max speed)





**Quanta Computer Inc.**  
PROJECT : ZRW  
Doc: **DDR3L - RANK1**  
Date: Monday, July 26, 2010 Page: 19 of 48

DP TO VGA






Dr-Bios.com


(2,4,6,7,8,9,12,13,14,15,16,21,22,23,24,25,27,28,31,32,35,36,40,41,42) +3V  
(4,21,22,24,25,27,31,40) +5V

**Quanta Computer Inc.**  
**PROJECT : ZRM**


Size	Document Number	Rev
	<b>DP to VGA iT6165</b>	3A
Date:	Monday, July 20, 2015	Sheet 20 of 48




LCD CONNECTOR






LCD Power



Touch screen level shift I2C(reserve)




Hall Sensor (HSR)




<HDM>

From PCH





	Pre	ISET	EQ	CFG	DDCBUF	DCIN_EN
NC(Low)	0 dB	default	12.4 dB	HDMI ID disable	default	default, AC coupling input
1(High)	1.6 dB	+13%	4.3 dB	HDMI ID enable	active DDC buffer with default threshold	DC coupling input
M	2.5 dB	-13%	8.6 dB	N/A	active DDC buffer without internal pull up resistor	N/A






Pre	Output pre-emphasis setting
ISET	TMDS output swing adjustment
EQ	Receiver equalization setting
CFG	Configuration pin
DDCBUF	enable active DDC buffer
DCIN_EN	DC coupling enable

Pin	PS8401A	PS8201A
12	VDRX	NC
15	GND	NC
34	ISET	NC
37	VDD33	NC






For RTL8111H  
Place 0.1uF,4.7uF CAP close to each VDD33 pin-- 11, 32




Consider VCC33 may be connected to Main Power or chipset/bios's GPO, the pull-low resistor R14 can be NC only when Main Power or chipset/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S3-S5.  
If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S3-S5, the pull-low resistor R14 is needed to make sure the LAN chip is well isolated.

Leakage circuit (MPC)




Transformer

Layout: All termination signal should have 30 mil trace




4/20 REV:D add TP85 ~TP100 for AZ chip ICT/ATE Capacitor test


RJ45 Connector




**Codec(ADO)**




**Codec PWR 5V(ADO)**




**Mute(ADO)**




**Internal Speaker**



**DC-DET circuit(ADO)**




**D-Mic (MIC)**






## 2.5" SATA HDD (HDD)





## SATA ODD Connector

# 25




## ODD Power (SATA)



## TPM NPCT650 (TPM)

SP8 BOM周邊上NPCT650  
 A,B,C P/N:AL009655K01(SLB9655TT1.2- FW4.31)  
 RAMP P/N: AL000650K01 (NPCT650AAAAX)




3/4 EMI request add 33p near TPM IC

**Quanta Computer Inc.**  
**PROJECT : ZRW**  
**HDD/ODD/TPM NPCT650**

Size	Document Number	Rev
		3A

Date: Monday, July 20, 2015 Sheet 25 of 48




Leakage circuit (MPC)




For Debut Card use

Low	Mini card +3V power enable
High	Mini card +3V power disable


Reserve only for Intel module no need to stuff by default 11/24




### KEYBOARD (KBC)




### KB\_BL LED (KBC)




### G-sensor(ACS)




### TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)



### CPU FAN (THM)



### POWER LED(UIF)




**Quanta Computer Inc.**  
PROJECT : ZRW

Size Document Number  
**KB/TP/FAN**

Date: Monday, July 20, 2015 Sheet 27 of 48

USB Charger to 3.0 (UBC)




	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X

GMT:AL003703000 (G3703)  
 TI:AL002544001 (TPS2544)  
 Silergy: AL055544000 (SLGC55544VTR)

RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:  
 1. ILIM\_SEL is always set high  
 2. Load Detection - Port Power Management is not used  
 3. Mouse / keyboard wake function is not used  
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.  
 The following equation programs the typical current limit:  



$$I_{OS\_typ}(mA) = 50,250 / (RILIM\_XX(K\Omega) + 0.1)$$
  
 RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.

USB 3.0 Connector (UB3)




Enable: Low Active /2.5A  
 BCD:AL002822000  
 GMT:AL000524007

Rev:D change to shortpad




USB protection diodes for ESD.  
 as close as possible to USB connector pins.




USB protection diodes for ESD.  
 as close as possible to USB connector pins.

USB2.0 DB (UB2)





Enable: Low Active /2.5A  
 BCD:AL002822000  
 GMT:AL000524007

Card Reader (CRD)





Rev:D change to shortpad










**SM BUS PU(KBC)**




**HWPG(KBC)**



**Reset SW (FSW)**





Rev:E change

UMA -> PR342 CS33832FB08 38.3K 1/16W +1% (0402) For 78W  
 Dis -> PR342 CS33162FB14 31.6K 1/16W +1% (0402) For 95W


Power charger circuit reserve 2N7002 for GPU throttling

GPU\_THROTTING# (17)

REGN MAX voltage 6.5V  
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr} = 0.793V$  for 3.965A current limit  
 $I_{LIM} = 0.793V$   
 $R_{sr} = 0.01ohm$



<b>PROJECT : ZRW</b>		
Date: Monday, July 20, 2015	Sheet 30 of 48	Rev 3A

Check with HW side  
 P.36 VCC\_CORE have PU to +1V




**OCP:12A**  
 $L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \cdot 10^{-3} \cdot 0.35 \cdot 9) = 3.367 \text{A}$   
 $I_{ocp} = 12 - (3.367/2) = 10.316 \text{A}$   
 $V_{th} = (10.316 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV} = 150.589 \text{mV}$   
 $R(\text{lilm}) = (150.589 \text{mV} \cdot 8) / 10 \mu\text{A} \sim 120.47 \text{K}$


**OCP:9A**  
 $L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \cdot 10^{-3} \cdot 0.355 \cdot 9) \sim 2.676 \text{A}$   
 $I_{ocp} = 9 - (2.676/2) = 7.661 \text{A}$   
 $V_{th} = (7.661 \text{A} \cdot 14.5 \text{m}\Omega) + 1 \text{mV} = 112.098 \text{mV}$   
 $R(\text{lilm}) = (112.098 \text{mV} \cdot 8) / 10 \mu\text{A} = 89.68 \text{K}$




**TDC : 3.38A**  
**PEAK : 4.5A**  
**Width : 140mil**




**TDC : 3.6A**  
**PEAK : 4.8A**  
**Width : 160mil**




**TDC : 2.05A**  
**PEAK : 2.74A**  
**Width : 100mil**




**TDC : 0.19A**  
**PEAK : 0.25A**  
**Width : 20mil**





**OCP=A**  
 $L$  ripple current  
 $= (19 - 1.05) * 1.05 / (2.2u * 290k * 19)$   
 $= 1.555A$   
 $V_{trip} = 10 - (1.555 / 2) * 14mohm$   
 $= 115.12mV$   
 $R_{limit} = 115.12mV / 10uA * 8 = 92.09Kohm$

**+1V\_S5**  
 1.0 Volt +/- 5%  
 TDC : 11.32A  
 PEAK : 15.09A  
 OCP : 18A  
 Width : 460mil




**+1V\_S5**  
 TDC : 0.18A  
 PEAK : 0.24A  
 Width : 20mil

**+VCCIO**  
 TDC : 2.36A  
 PEAK : 3.14A  
 Width : 100mil





## +VCCOPC Power only for 2+3e CPU

+VCCOPC  
TDC : 4.5A  
PEAK : 6A  
Width : 200mil



Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EOPPIO
150K	Other

	LP#	C1	C0	Vo
<b>VCCEDRAM</b>	0	X	X	0V
	1	0	0	0.8V(MSM)
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V



**Quanta Computer Inc.**  
PROJECT : ZRW


Size	Document Number <b>+VCCOPC (NB681GD-Z)</b>	Rev 3A
Date:	Monday, July 20, 2015	Sheet 33 of 48



**Quanta Computer Inc.**  
**PROJECT : ZRW**

Size	Document Number	Rev
	<b>+VCCEOPIO (NB681GD-Z)</b>	<b>2A</b>

Date: Thursday, June 25, 2015 Sheet 34 of 48




Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

OCP=10A  
 L ripple current  
 $= (19-1.35) * 1.35 / (2.2u * 400k * 19)$   
 $= 1.425A$   
 $V_{trip} = 10 - (1.425 / 2) * 2.2mohm$   
 $= 20.432mV$   
 $R_{limit} = 20.432mV / 10uA * 8 = 16.35kohm$

DDR=1.35V  
 PR84=10K/F\_4  
 PR86=30.1K/F\_4




**Quanta Computer Inc.**  
**PROJECT : ZRW**

Size	Document Number	Rev
<b>DDR 1.35V (G5316RZ1D)</b>		<b>3A</b>
Date: Monday, July 20, 2015		Sheet 35 of 48

### IMVP8 Vcore Controller


Rail A (1 phase) : VCORE  
 Rail B (2 phase) : VCCGT  
 Rail C (1 phase) : VCCSA

- GT2 : PR198 CS38062FB14 80.6K
- GT2 : PR194 CS21912FB13 1.91K
- GT2 : PR203 CS37872FB15 78.7K
- GT2 : PR192 CS12742FB02 274 ohm
- GT2 : PR202 CS39092FB11 90.9K
- GT2 : PR201 CS21372FB19 1.37K
- GT2 : PR207 CS41622FB11 162K
- GT3 : PR198 CS39092FB11 90.9K
- GT3 : PR194 CS22552FB01 2.55K
- GT3 : PR203 CS38872FB18 88.7K
- GT3 : PR192 CS15622FB16 562 ohm
- GT3 : PR202 CS41002FB28 100K
- GT3 : PR201 CS21212FB18 1.21K
- GT3 : PR207 CS41002JB20 100K



Skylake-U U23e 15W/28W (1+2+1+1 Phase)			
<b>VCORE</b>	<b>VCCGT</b>	<b>VCCSA</b>	<b>VCCGTU</b>
Icc TDC PL2 : 23A	Icc TDC PL2 : 35A	Icc TDC PL2 : 5A	Icc TDC PL2 : 5A
Icc Max : 29A	Icc Max : 57A	Icc Max : 5A	Icc Max : 7A
OCP : 35A	OCP : A	OCP : 6A	OCP : A
Fsw : MHz	Fsw : MHz	Fsw : MHz	Fsw : 750KHz
<b>VCORE L/L :</b>	<b>VCCGT L/L :</b>	<b>VCCSA L/L :</b>	<b>VCCGTU L/L :</b>
R_DC_LL : 2.1mV/A	R_DC_LL : 2mV/A	R_DC_LL : 10.3mV/A	R_DC_LL : 6mV/A
R_AC_LL : 2.1mV/A	R_AC_LL : 2mV/A	R_AC_LL : 10.3mV/A	R_AC_LL : 6mV/A


**Quanta Computer Inc.**  
 PROJECT : ZRW  
 CPU\_CORE (ISL9585HRTZ-T)  
 Date: Monday, Sep 25, 2015 11:01 AM Rev: 36 of 48



**VCORE**

Icc TDC PL2 : 23A  
 Icc Max : 29A  
 OCP : 35A  
 Fsw : 800KHz



**VCORE LL :**  
 R\_DC\_LL : 2.1mV/A  
 R\_AC\_LL : 2.1mV/A




**VCCGT**

Icc TDC PL2 : 35A  
 Icc Max : 57A  
 OCP : A  
 Fsw : MHz

**VCCGT LL :**  
 R\_DC\_LL : 2mV/A  
 R\_AC\_LL : 2mV/A





**VCCSA**

Icc TDC PL2 : 5A

Icc Max : 5A

OCP : 6A

Fsw : 800KHz

**VCCSA L/L :**

R\_DC\_LL : 10.3mV/A


R\_AC\_LL : 10.3mV/A



**Quanta Computer Inc.**

**PROJECT : ZRW**

Size	Document Number	Rev
	<b>VCCSA (ISL95857HRTZ-T)</b>	3A
Date:	Monday, July 20, 2015	Sheet 38 of 48


Dr-Bios.com

		<b>Quanta Computer Inc.</b>
		<b>PROJECT : ZRW</b>
Size	Document Number	Rev
	<b>+VCCGTX (ISL95853HRZ-T)</b>	<b>2A</b>
Date:	Thursday, June 25, 2015	Sheet 39 of 48




**Thermal protection**

Need fine tune for thermal protect point  
Note placement position  
TEMP=85C



For EC control thermal protection (output 3.3V)









(14,15,16) +1.05V\_GFX  
(14,16,17,29) +3V\_GFX

+1.05V\_GFX  
TDC : 1.57A  
PEAK : 2.09A  
Width : 80mil




check ok 10/21




+3V\_GFX  
TDC : 0.05A  
PEAK : 0.06A  
Width : 20mil



Note: HWPG\_1.5VGFX need PU 100k to MPS NB671 pin11



+1.5V\_GFX  
1.5 Volt +/- 5%  
TDC : 4.62A  
PEAK : 6.16A  
Width : 200mil





### VGA power up sequence



N15x Power on sequence  
 Notes: -All 3.3V includes all rails powered at 3.3V  
 -PEX\_VDD 1.05V includes all rails that are shared








### VGA Reset



Dr-Bios.com


# Battery Mode











## Non Deep Sx



Dr-Bios.com




# Skylake U Non-Deep Sx Platform Power on sequence





Quanta Computer Inc.  
PROJECT : ZRW

Size	Document Number	Rev
	SKL PCH PWR CONTROL	3A
Date	Monday, July 20, 2015	Sheet 46 of 48



Dr-Bios.com

Model	Date	CHANGE LIST
ZRW REV:A	1/20	1. FIRST RELEASED
ZRW REV:B	2/4	1. PU3#3 enable pin from VGPU_EN change to 3V_MAIN_PWGD control , add PR343 0ohm. (page 41) 2. U35#U11 #U12 connect to +1.8V_S5 for support Cannonlake-U PCH. (page 10) 3. U46#3 from net USB_OC1# change connect to USB_OC2# PCH. (page 28) 4. Add R776 33 Ohm and C805 180 pf in NBSWON#. (page 27) 5. Change LAN_WAKE# pin from CPU LAN_WAKE# to WAKE#(ball BB15) to support CPPM(PCIE LTR&OBFF&L1 off) (page 08) 6. add PR344 between PU14#12 & JP13. for GT3 CPU (page 33) 7. add PR345 between PU13#12 & JP12 for GT3 CPU (page 34)
	2/12	1. net ACCEL_INTA from U35#AD1 change to U35#AB1 [ UART0_RX ] net TP_INT_PCH from U35#AD2 change to U35#AB3 [ UART0_CTS# ] (page 04) 2. CN3 all pin from UART1 change connect to UART2 (page 04) 3. R587 from 0 ohm change to 1k pull down for USB2_ID (page 06) 4. add C806 for EMI request R748 0 ohm no stuff from EC site move at CPU site (page 07) 5. R293 stuff 4.7k , R294 from 4.99k change to 5.49k (page22) 6. XDP_TCK0,XDP_TCK1,XDP_TMS,XDP_TDI don't need pull up or pull down NO Stuff R515 , R558, R514, R537. (page 02)
	2/12	1. p.40 PR153 from 22 ohm change to 220 ohm for S3/S4/S5 bo bo sound issue.
	3/4	1. p.15 & p.16 L1 & L2 footprint from 0603 change to 0402 2. p.6 Delete UART1 4 pcs TP 3. p.25 EMI request add C807 33p for CLKRUN# 4. p.31 +3vpcu & +5vpcu from MPS NB679 change to TPS51225 5. p.24 R420 & R422 vendor suggest from 56 ohm change to 62 ohm [ CS06202JB15 ]
ZRW REV:C1	4/30	1. p.2 Stuff 10k ohm_4 of R780 & R781. [ KBSMI# & EC_SCI# ] Pull up to +3V. 2. P.29 U45 EC pin 70 connect to p.30 PU5#8 IDCHG net 3. P.29 U45 EC pin 95 connect to net IOAC_LANPWR# 4. P.06 Add PQ6059 & PQ6060 for EC_RTCRST control reset RTC_SRTC_RST# & RTC_RST#
	5/7	1. p.09 removed MPHYS_EXT_PWR control power function. [ Removed U11, R195, R197,C208,C253 ] 2. p.07 R576 & R572 from value 4.7k change to 2.2k
ZRW REV:C2	5/8	1. p.36 & p37 change new PU6,PU7,PU8,PU9 footprint AOZ5029Q1-5 & partnumber AL005029001 2. p.28 Delete L8,L9,L10,L14,L15,17 EMI Choke footprint
	5/25	1. p.09 R762 [LPM_ZVM_N] & R763 [ MSM# ] No Stuff for GT3 2. p.09 add R789 0 ohm for VCCHDA p.24 R365 stuff 0 ohm connect to +3V , R363 0 ohm no stuff connect to +1.5v 3. p.34 delete +VCCEOPIO circuit 4. p.05 delete R141 , R133 , R547 for SVID data,Alert#,clk 5. p.39 delete VCCGT circuit 6. p.37 delete PR77 & PR88 for VCCGT connect to VCCGT
	5/28	1. p.03 Delete R656 & R189. DDR0_ALERT# & DDR1_ALERT# connect to GND 2. p.09 Delete R763 0 ohm for net MSM#.
ZRW REV:C3	6/18	1. p.05 Add C814 1000p/50v_4 connect +1V_VCCST and near R138 SVID. 2. p.36 Add PC6228 1000p/50v_4 connect +1V_VCCST and near RR341 SVID. 3. p.02 Add R795 , R796 , R797 0ohm for DCI USB 3.0 test fixture 4. p.11 delete XDP function connector U27 , U30 , CN1 5. p.09 Remove short Jumper for all +1V_S5. 1. R163 , R159 ,R581, R146 ,R149 , R157 , R173 , R151 , R170 , R136 2. R545 , R144 , R150 , R147 , R551 , R557, R584 [ VCCCLK1-6 ] 3. R168 [ +1_S5 -> V1_MPHY ] 6. p.36 remove PR37 Shortpad for SVID_ALERT# 7. p.07 Delete Q33 , R579 ,R583 for SMBus(EC)
	6/23	1. p.02 Delete TP82 and Net [ SKTOCC# ] 2. p.05 reserve 5 pcs 1000 pF capacitor in +1V_VCCST [ C815,C816,C817,C818,C819 ] , no stuff by default 3. p.09 Reserve test point TP95 for CPU AK13 ball 4. p.32 add PC6230 22u/6.3v_6 in connect to PQ23.1 [+1V_SUS]

Dr-Bios.com

 <b>Quanta Computer Inc.</b> PROJECT : ZRW Change list	DOC NO.	PROJECT MODEL : ZWA	APPROVED BY:	DATE:
		PART NUMBER:	DRAWING BY:	REVISION: