

# Compal Confidential

Model Name : V5WE2/T2/C2 (EA/EG/BA50\_HW)

File Name : LA-9531P

# Compal Confidential

## EA50\_HW M/B Schematics Document

Intel Shark Bay ULT (Hasswell + Lynx Point-LP)

AMD MARS / SUN

2013-03-04

REV: 0.4

ZZZ

Part Number	Description
DA6000XL00	PCB 0VR LA-9531P REV0 M/B

V5WE2\_PCB


PWZZZ 45PWR@

Part Number	Description
DC30100NK00	CONN SET 0VR DC-MB 2DW2024-015121F DIS

V5WE2\_DCIN\_Cable





Dr-Bios.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title
				<b>Cover Page</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>V5WE2 M/B LA-9531P Schematic</b>
				Rev 0.4
				Date: Monday, March 04, 2013
				Sheet 1 of 52








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.4
				Document Number	
				V5WE2 M/B LA-9531P Schematic	
				Date:	Wednesday, March 06, 2013
				Sheet	2 of 52





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
		2013/07/10		Title	
				HSW MCP(1/11) DDI,MSIC,XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev	
		Custom	V5WE2 M/B LA-9531P Schematic	0.4	
		Date:	Tuesday, February 26, 2013	Sheet	4 of 52



HASWELL-MCP-E-ULT\_BGA1168


3 OF 19

Rev1p2







HASWELL-MCP-E-ULT\_BGA1168

4 OF 19

Rev1p2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
Size	Document Number	Date:		Rev	
Custom	V5WE2 M/B LA-9531P Schematic	Tuesday, February 26, 2013		0.4	
Date:		Sheet		of	
		5		52	










Security Classification	Compal Secret Data	
Issued Date	2012/07/10	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
HSW MCP(3/11) RTC,SATA,XDP		
Size	Document Number	Rev
Custom	V5WE2 M/B LA-9531P Schematic	0.4
Date:	Tuesday, February 26, 2013	Sheet 6 of 52





PCIE LAN  
WLAN




D29 design for Debug board flash SPI ROM (can be short after MP)



SPI ROM ( 8MByte )







SPI ROM ( 4MByte )



SPI ROM ( 8MByte for Chrome )



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HSW MCP(4/11) CLK,SPI,SMBUS	
Size	Document Number	Date		Rev	
Custom	V5WE2 M/B LA-9531P Schematic	Tuesday, February 26, 2013		0.4	
				Sheet 7 of 52	











DDPB\_CTRLCLK: Port B Detected  
 DDPB\_CTRLDATA: Port C Detected

\* 1: Port B or C is detected  
 0: Port B or C is not detected  
 (Have internal PD)

PCH\_RSMRST# R117 1 2 10K\_0402\_5%

Note: EC is +3VL change to @

Note: Deep Sx need use EC GPIO for ACPRESENT function










Project ID	Project ID1 GPIO54	Project ID0 GPIO53
*V5WE2/T2	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1

Security Classification	Compal Secret Data	
Issued Date	2012/07/10	Deciphered Date 2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
HSW MCP(5/11) PM,GPIO,DDI		
Size	Document Number	Rev
Custom	V5WE2 M/B LA-9531P Schematic	0.4
Date:	Thursday, February 28, 2013	Sheet 8 of 52





SPKR / GPIO81 : NO REBOOT  
 1: ENABLED  
 \* 0: DISABLED (Have internal PD)

GPIO15 : TLS Confidentiality  
 1: Intel ME TLS with confidentiality  
 \* 0: Intel ME TLS with no confidentiality (Have internal PD)

GSPI0\_MOSI / GPIO86 : Boot BIOS Strap  
 1: ENABLED  
 \* 0: SPI ROM (Have internal PD)


SDIO\_D0 / GPIO66 : Top-Block Swap Override  
 1: ENABLED  
 \* 0: DISABLED (Have internal PD)



	GPIO87	DGPU_PRSN#
DIS, Optimus	0	
UMA	1	

Security Classification	Compal Secret Data
Issued Date	2012/07/10
Deciphered Date	2013/07/10

Compal Electronics, Inc.	
HSW MCP(6/11) GPIO, LPIO	
Title	Document Number
	V5WE2 M/B LA-9531P Schematic
Date	Tuesday, February 26, 2013
Sheet	9 of 52

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






- USB2 Port 0 (USB3.0 P0)
- USB2 Port 1
- USB2 Port 2
- Mini Card(WLAN+BT)
- Finger Print
- Touch Screen
- Camera

USB3 Port 0



CAD note:  
Route single-end 50-ohms and max 450-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
		2013/07/10		Title	
				HSW MCP(7/11) PCIE,USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	
		V5WE2 M/B LA-9531P Schematic		Rev 0.4	
Date:		Tuesday, February 26, 2013		Sheet 10 of 52	









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/07/10		2013/07/10		HSW MCP(10/11) GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number				Rev
	V5WE2 M/B LA-9531P Schematic				0.4
Date:	Tuesday, February 26, 2013		Sheet	13	of 52




### CFG Straps for Processor






Physical Debug Enable (DFX Privacy)	
CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port









**Layout Note:**  
Place near JDIMM1






All VREF traces should have 10 mil trace width








# GFX PCIE LANE REVERSAL





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/07/10		2013/07/10		MARS-Pro_PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Sheet	Rev
Custom	V5WE2 M/B LA-9531P Schematic	Tuesday, February 26, 2013		17 of 52	0.4



#### Mars MLPS configuration

Bits [5:1]	PU (1%)	PD (1%)	Cap
xx000	NC	4.75k	
xx001	8.45k	2.00k	
xx010	4.53k	2.00k	
xx011	6.98k	4.99k	
xx100	4.53k	4.99k	
xx101	3.24k	5.62k	
xx110	3.40k	10.0k	
xx111	4.75k	NC	
00xxx			680nF
01xxx			82nF
10xxx			10nF
11xxx			NC



PS0 [1]=1 : same as GPIO\_11 Since the frame buffer size is 512 MB  
 PS0 [2]=0 : same as GPIO\_12 the aperture size is set to 256 MB.  
 PS0 [3]=0 : same as GPIO\_13  
 PS0 [4]=1 : Reserved for internal use only. Must be 1  
 PS0 [5]=1 : AUD\_PORT\_CONN\_PINSTRAP[0]

100 - 512Kbit M25P05A (ST)  
 101 - 1Mbit M25P10A (ST)  
 101 - 2Mbit M25P20 (ST)  
 101 - 4Mbit M25P40 (ST)  
 101 - 8Mbit M25P80 (ST)  
 100 - 512Kbit Pm25LV512 (Chingis)  
 101 - 1Mbit Pm25LV010 (Chingis)


PS\_1[1] = 0 : PCIeR GEN3 is not supported.  
 PS\_1[2] = 0 : Reserved for internal use only  
 PS\_1[3] = 0 : Reserved for internal use only  
 PS\_1[4] = 1 : TX\_PWSR\_ENB: Full Tx output swing.  
 PS\_1[5] = 1 : TX\_DEEMPH\_ENB: Tx deemphasis enabled.

PS\_2[1] = 0 : Reserved.  
 PS\_2[2] = 0 : Reserved.  
 PS\_2[3] = 0 : BIOS\_ROM\_EN :Disable the external BIOS ROM device.  
 PS\_2[4] = 0 : VGA\_DIS : 0=VGA controller capacity enabled.  
 PS\_2[5] = 1 : Reserved.

PS\_3[1] = x : VRAM ID  
 PS\_3[2] = x : VRAM ID  
 PS\_3[3] = x : VRAM ID  
 PS\_3[4] = 1 : AUD\_PORT\_CONN\_PINSTRAP[1]  
 PS\_3[5] = 1 : AUD\_PORT\_CONN\_PINSTRAP[2]


===== VRAM ID for Mars =====  
 001 Micron MT41K256M16HA-107G:E x 8  
 010 Hynix H5TQ26G3DFR-11C x 4  
 011 Hynix H5TQ26G3DFR-11C x 8

Security Classification	Compal Secret Data		Title
Issued Date	2012/07/10	Deciphered Date	2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Customer	Document Number		Rev
	V5WE2 M/B LA-9531P Schematic		04
Date:	Tuesday, February 26, 2013	Sheet	18 of 52




Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within5mm) except Rser2


The suggested components are tested on the AMD reference board only. Customers must measure the slew on each memory part to ensure that the slew rate meets the DRAM specification.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	MARS-Pro MEMORY	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	V5WE2 M/B LA-9531P Schematic		Rev	0.4	
Date:	Tuesday, February 26, 2013	Sheet	19	of 52	






Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	MARS-Pro_PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
Custom	V5WE2	M/B LA-9531P Schematic		Mondays, March 04, 2013	
Date		Sheet		of	
Mondays, March 04, 2013		20		52	




2160842006A0MARSX1\_FCBGA962



2160842006A0MARSX1\_FCBGA962




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	MARS-Pro_PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OR THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V5WE2 M/B LA-9531P Schematic	0.4
				Date: Tuesday, February 26, 2013	Sheet 21 of 32



- X76
- X7601@
- X7602BOL01  
4Gb x8 Micron 256M16
- X7603@
- X7604BOL03  
2Gb x4 HYN 128M16
- X7604@
- X7604BOL04  
2Gb x8 HYN 128M16






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VRAM DDR3 / Channel A
Document Number				Rev
V5WE2 M/B LA-9531P Schematic				0.4
Date:	Tuesday, February 26, 2013	Sheet	22	of 52












# LCD POWER CIRCUIT








# LCD/ LED PANEL Conn.




# eDP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	V5WE2 M/B LA-9531P Schematic
				Date	Monday, March 04, 2013
				Sheet	25 of 52
				Rev	0.4



Place closed to JHDMI1




zzz  
HDMI ROYALTY  
ROYALTY HDMI W/LOGO+HDCP  
RQ0000003HM  
45@

Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	HDMI Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.4
				Date:	Tuesday, February 26, 2013
				Sheet	26 of 52












	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Broadcom BCM57786X	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File No.	Document Number	Rev	Date		
	V5WE2 M/B LA-9531P Schematic	0.4	Wednesday, February 27, 2013		
		Sheet	29 of 52		





BOTHHAND: S X'FORM\_ GST5009-E LF LAN, SP050006B10  
 TIMAG:S X'FORM\_IH-160 LAN, SP050006F00  
 MHPC:S X'FORM\_NS892403 LAN, SP050008500

### Card Reader Connector





Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	LAN Magnetic & RJ45		
Size	Document Number	Rev	0.4
Customer	V5WE2 M/B LA-9531P Schematic		
Date:	Tuesday, February 26, 2013	Sheet	30 of 52

# For Wireless LAN




## Mini Card Power Rating




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
				2013/07/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.4
Custom	V5WE2 M/B LA-9531P Schematic				
Date:	Tuesday, February 26, 2013	Sheet	31	of	52

### SATA HDD1 Conn.


CL 4.0 mm



### SATA HDD1 Conn.




### Debug Board




Kill SW

Ctrl (L, 58)	C03, R04 (KSI2, KSO3)
Ctrl (R, 64)	C01, R04 (KSI0, KSO3)
D (33)	C01, R03 (KSI0, KSO2)
F3 (114)	C03, R03 (KSI2, KSO2)
Enter (43)	C01, R05 (KSI0, KSO4)
Space (61)	C03, R05 (KSI2, KSO4)












### SATA ODD Conn.
















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/Debug Board	
Size	Document Number	Date		Rev	
Custom	V5WE2 M/B LA-9531P Schematic	Wednesday, February 27, 2013		0.4	
Date				Sheet 32 of 52	







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev
Date:	Tuesday, March 05, 2013	Sheet	33 of 52	V5WE2 M/B LA-9531P Schematic		
				0.4		




Security Classification	2012/07/10	Deciphered Date	2013/07/10	Title
Issued Date	2012/07/10			EC ENE-KB9012
Compal Secret Data				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number				Rev
V5WE2 M/B LA-9531P Schematic				0.4
Date:	Thursday, February 28, 2013			Sheet 34 of 52


### KB Conn.




### KB Conn.



### KB BackLight Conn.



### ON/OFF BTN





Test Only


TOP

32,33 ON/OFFBTN#


### To TP/B Conn.




### HDD LED



### LED



### TPM Board






Security Classification	Compal Secret Data	
Issued Date	2012/07/10	Deciphered Date
		2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Compal Electronics, Inc.		
KB & TP & TPM Connector & LED		
Size	Document Number	Rev
Custom	V5WE2 M/B LA-9531P Schematic	0.4
Date:	Tuesday, February 26, 2013	Sheet 35 of 52



# FAN1 Conn





LIS3DH  
 SA0 ->0, Address is 0011 000 (0x30h)  
 SA0 ->1, Address is 0011 001 (0x32h)





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/07/10		2013/07/10		FAN & Screw Hole & G-Sensor	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size				Document Number	
Custom				V5WE2 M/B LA-9531P Schematic	
Date:				Rev	
Tuesday, February 26, 2013				0.4	
Sheet				of	
37				52	

Normal Platform (Not support M-STATE and Deep Sleep)



**+5VALW TO +5VS**








**+3VALW TO +3VS**



**+3VS to +3VSDGPU for GPU**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R					



Dr-B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	V5WE2 M/B LA-9531P Schematic	Rev	0.1
Date:	Tuesday, February 26, 2013	Sheet	39	of	52




For KB9012 OTP		
92°C	1.2V, Active	
56°C	2.255V, Recovery	

For KB9012 sense 20mΩ	Active	Recovery
65W	84W, 1.2V	56W, 0.793V
90W	117W, 1.2V	77W, 0.791V
120W		

PH201 under CPU bottom side :  
CPU thermal protection at 92 degree C ( shutdown )  
Recovery at 56 degree C




For 65W adapter==>action 84W , Recovery 56W  
For 90W adapter==>action 117W , Recovery 77W



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V5WE2 M/B LA-9531P Schematic	0.1
				Date: Tuesday, February 26, 2013	Sheet 40 of 52




for reverse input protection






Vin Detector			
	Min.	Typ	Max.
L-->H	17.520V	18.006V	18.504V
H-->L	16.967V	17.593V	18.237V

ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	4.006A	4.108A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
				CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom	Document Number	V5WE2 M/B LA-9531P Schematic	Rev 0.1
		Date:	Tuesday, February 26, 2013	Sheet	41 of 52




Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				V5WE2 M/B LA-9532P Schematic	Rev 0.1
				Date: Tuesday, February 26, 2013	Sheet 42 of 52

```

+1.35VP
Ipeak = max( 0.7*Ibudget, 1st +2nd max loading)
Ipeak = max( 12.34*0.7 , 4.2+8.14 )
Ipeak=12.34A ; 1.2Ipeak=14.808A ; Imax=8.638A
1/2Delta I=0.7353A (F=300K Hz)
PR504=(1.2Ipeak-1/2Delta I) *Rds(on) (max)*1.2/9uA=8.45Kohm
choose PR504=8.45Kohm (for safety >1.2Ipeak)
Rds(on)=5.0m ohm(max) ; Rds(on)=4.2m ohm(typical)
Ilimit_min=(8.366K*9uA)/(5.0m*1.2)=15.058A
Ilimit_max=(8.535K*11uA)/(4.2m*1.2)=22.352A
Iocp=Ilimit+1/2Delta I=15.79A~23.09A
Iocp (min) > 1.2Ipeak
    
```

2012/9/6



STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off


FB=0.799V  
+0.95VSDGPUP  
Ipeak=4.28A ; 1.2Ipeak=5.136A ; Imax=2.996A  
F=131904/(PR534\*0.9492)=1000KHz, PR534=169KΩ

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	1.35VP/0.675VSP/0.95VSDGPUP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Custom	V5WE2 M/B LA-9531P Schematic	0.1
			Date:	Tuesday, February 26, 2013	Sheet 43 of 52

Note: Use VCCSA\_SEI to switch High & Low Level for VTD[1]

VFB= 0.704V  
 $V_o = V_{FB} * (1 + 11.5K/10K) = 1.5V$   
 Freq=290KHz (typ)  
 Cesr= 15m ohm  
 $I_{peak} = 4.7A$   $I_{max} = 3.29A$   $I_{ocp} = 5.64A$   
 $I_{ocp} = 5.72A \sim 6.43A$


Resistance (KΩ)	Frequency (KHz)
470	290
200	340
100	380
39	430



$I_{en} = 10\mu A$ ,  $V_{th} = 0.3V$ , notice the res. and pull high voltage from HW


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VSP/+1.5VSDGPUP Size Custom Document Number <b>V5WE2 M/B LA-9531P Schematic</b> Date: Tuesday, February 26, 2013 Sheet 44 of 52

+1.05VSP Ipeak=5.36A ; I<sub>max</sub>=3.752A ; 1.2I<sub>peak</sub>=6.432  
 Delta I=0.xxxxA>1/2Delta I=0.xxxxA, F= 800K Hz(typ)




I<sub>en</sub>=10uA, V<sub>th</sub>=0.3V, notice the res. and pull high voltage from HW

I<sub>en</sub>=10uA, V<sub>th</sub>=0.3V, notice the res. and pull high voltage from HW




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2012/07/10	Deciphered Date	2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>+1.05VSP/+1.8VSDGPU/+1.8VS_6511</b> Document Number <b>V5WE2 M/B LA-9531P Schematic</b> Date: Tuesday, February 26, 2013 Sheet 45 of 52



Use X7R is better or far away inductor.


Maximum current: 32A

VIN	12V-20V
MAX current	32A
Thermal current	10A
Dynamic current	27A
Over current level	45A
Switching frequency	600KHz
Boot voltage	1.7V
DC Load- line	2m Ohm



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
				+CPU_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Sheet	Rev	
Cushin	V5WE2 M/B LA-9531P Schematic	Tuesday, February 26, 2013	46	0.1	
			of		
			52		

VGA Chipset	Default Voltage	VID6	VID5	VID4	VID3	VID2	VID1	VID0
AMD MARS XT	0.9V	0	1	1	0	0	0	0




VGA\_CORE  
 Freq.=400KHz  
 I<sub>max</sub>=27.00A  
 I<sub>peak</sub>=40.50A  
 I<sub>ocp</sub>=49.00A  
 LI=disable  
 C<sub>esr</sub>= xx mOHM

Layout Note:  
 Place near Phase1 Choke



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2012/07/10	Deciphered Date
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title <b>+GPU_COREP</b> Document Number <b>V5WE2 M/B LA-9531P Schematic</b> Date: Tuesday, February 26, 2013 Sheet 47 of 52

PWR Rule  
 CPU DCLL=1.5m ohm dedign 330uF/9m \*0, 22uF \*30




22u \*25, @\*7


Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V5WE2 M/B LA-9531P Schematic	0.1
				Date	Tuesday, February 26, 2013
				Sheet	48 of 52





AMD MARS  
GPU\_CORE  
560uF\*2+330uF\*1  
10uF\*8+2.2uF\*16




AMD MARS  
meet ripple  
22uF\*5+10uF\*11

Security Classification	Compal Secret Data	
Issued Date	2012/07/10	Deciphered Date
		2013/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	VGA_CORE CAP	
Size	Document Number	Rev
Custom	V5WE2 M/B LA-9531P Schematic	0.1
Date:	Tuesday, February 26, 2013	Sheet 49 of 52

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Tune VGA sequence	Tune VGA sequence		VGA	PR801 change to 20K Add PC805, PR814 Delete PR615, PC619, PR511, PC513, PR530, PR531, PC530	11/06	DVT
2	Module Design	Module Design change 3/5V solution		3/5V		11/13	DVT
3		Change RTC type to non-charge		39	Un-pop PR112, PR113	11/13	DVT
4		Check no need keep with HW		39	Delete PR112, PR113, PBJ101	11/20	DVT
5	EMI request			EMI	Add PR518, PC522, PR714, PC714, PR829, PC828, PR806, PC807, PC749 Change PR701 to 2.2	11/20	DVT
6	EMI request	EMI confirm remove		EMI	Delete PL102, PC103, PC101, PL202, PC201 and PL703	11/26	DVT
7	Costdown			42	Change PL402, PL403 from 5x5x3 to 7x7x3	12/13	DVT2
8		SY8208B/C update		42	Add PR411, PR413	12/22	DVT2
9	+1.05V ripple close upper and mean too low	Adjust output voltage and add Cff		45	Add PC609 into 4700P Change PR608 from 133K to 127K	12/22	DVT2
10	VGA_CORE can't disable	Modify VR_ON to VGA_ON_R net		47	Change PR801 from 20K to 0 Reserve PC805	01/04	DVT2
11		Improve CPU transient character		46	Change PR709 from 150K to 390K, PR732 from 10 to 22, PC745 from 1U to 2.2U, PC711 from 0.082U to 0.1U	01/09	DVT2
12		Improve CPU transient character		48	Unpop PC902	01/09	DVT2
13		Tune sequence		42	Change PC428 from 4700p to 10n, PC427 from 0.047u to 6.8n	02/04	PVT
14		0 ohm reduce			Change PR801, PR507, PR513, PR523 to R-pad	02/22	PVT
15		To meet MARS/AMD ripple SPEC		49	Add PC1028~PC1043	02/22	PVT
16		Provide 3/5V PG signal to EC		42	Add PR416	02/22	PVT
17	EMI request	Modify H-Gate resistor		47	Change PR847, PR848 from 0 to 2.2	02/25	PVT
18	ESD request			39	Add PC101 into 0.1uF	02/26	PVT
19	ESD request			43	Add PC521, PR503, PC507	02/26	PVT

Recovery at PVT phase




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PWR
				Customer
				V5WE2 M/B LA-9531P Schematic
				Rev
				0.1
				Date
				Tuesday, February 26, 2013
				Sheet
				50 of 52

**A --> B1 Change List**

1203A-----  
 1. Page11, R169 change to @  
 2. Page36, Mound R417 (Cancel AMIC@)  
 3. Page18, R898, R899, R409, D22 change BOM Structure to VGA@  
 4. Page34, R485, R483 change to 9012@  
 R479, R478 change to 940@  
 5. Page35, C663, SW4, SW5 change to 9012@  
 6. Page19, Delete R1035, X7601/X7603/X7604  
 7. Page17, R1006 change to VGA@  
 8. Page09, R306 add BOM structure UMA@  
 9. Page06, C153, C154 change to 15P\_0402  
 10. Page18, C848, C849 change to 12P\_0402  
 11. Page07, C2, C3 change to 10P\_0402  
 1129A-----  
 1. Page32, JODD1.11 Reserve a TestPoint for DFT  
 2. Page29, Pop C779, C783  
 3. Page17, Update U51 BOM Structure for BOM Select  
 4. Page04, Add QDJC@ BOM Structure for U1  
 1128A-----  
 1. Page18, Add D22 to prevent GPU\_ACIN leakage  
 2. Broadcom recommend modify (Add component Function Field is 45.1)  
 Page29, Add C803 0.1uF to U48.20 (VDDO\_CR),  
 Page29, Add L74 (BLM31PG601SN1) between Q6.1 and +3V\_LAN  
 Add C820 (1uF) to Q6.1  
 Page30, Add L75 (BLM31PG601SN1) between Q9.1 and +XDPWR\_SDPWR MSPWR  
 Add C820 (1uF) to Q9.1  
 3. Page18, Change L69 to R\_Short  
 4. Page20, Change L72 to BLM18AG121SN1D (the same to L71)  
 5. SW confirmed function  
 Page08, unpop R245,d21 (ACPRESENT tp PCH no need)  
 Page36, unpop R529 (EC\_BEEP no need)  
 6. Default EC\_SCI# to GPIO34  
 Page06, Pop R937  
 Page09, Unpop R66  
 7. Reserve DGPU\_HOLD\_RST# direct to PLTRST\_VGA# path  
 Page08, Add R405 0ohm connect DGPU\_HOLD\_RST# and PLTRST\_VGA#  
 8. Page35, Chagne R702 to 680ohm (ME confirm)  
 9. Page35, Delete SW1 (debug) for layout convenience  
 10. Page24, Change L6 to (4.7uH\_SH00000GS00) same as Q5WV8  
 11. Page29, Change RP22 to R768, R769, R770, R771 for SD 3.0 EMI  
 1127A-----  
 1. Page24, Change U50.11 connect from L6.2 to L6.1  
 2. Page34, Change R502 from R\_Short to 940@ 0ohm  
 3. Page36, Change R237, R238 to 60 Ohm (Codec vendor recommend)  
 4. Page09, Add R67 for EC\_SCI# -> GPIO 10 option  
 1126A-----  
 1. Page36, Delete D26 (ESD Confirm)  
 2. EMI part Schematics modify (EMI confirm1123)  
 Page26, Change R36@, R369, R370, R371, R372, R373, R374, R375 to 0403  
 R\_Short  
 Page28, Change R175, R180 to 0603 R\_Short  
 Page36, Change L36, L38, L51, R527, R528, R532, R533 to 0603 R\_Short  
 Page32, Delete C408, C398  
 Page33, Delete R453, R455, R456, R457  
 3. Page38, Change 3/5 VS circuit BOM Strucuter to 35V@  
 4. Page32, Modify JHDD1 to LTCX004LGA0 (S H-CONN CCM  
 C127043HR022M27FZR 22P H3.05 HDD)  
 Modify JODD1 to LTCX004HZ00 (S H-CONN SANTA 20190X-X 13P  
 H3.6 ODD)

1123A-----  
 1. Delete +3VALW to +3VALW\_PCH MOS Circuit:  
 Page12, Delete C589, C414, R77, Q10, C590, C591  
 Page34, Delete U28.16 PCH\_PWR\_EN# off page  
 2. Page12, Unpop R210, Pop L3 and C22 for +1.05V\_VTT high ripple  
 3. Unpop and Component reduce  
 Page16, Delete C824, C828, C831, C835, C839 for unpop reduce.  
 Page20, Delete C870, C871, C923, C922, C921, C920 for unpop reduce.  
 Page27, Change R399, L30, L47 TO R\_Short  
 Delete C456, C637, C474, C497, C580, C581  
 Pop R80 and unpop R396, Q25, C411, R584, Q52  
 Page28, Delete C606, C646, C607  
 Change R239 to R\_Short  
 Page29, Delete C775, C776, C778, C781, C782  
 Page31, Delete C461, C462  
 Change R423 to R\_Short  
 Page32, Delete C161  
 Change R308 to R\_Short  
 Page34, Change R495 to R\_Short  
 Page36, Chagne L55, L54, L52 to R\_Short  
 4. Page21, SWAP RP41.1, RP41.2  
 5. Page27, Change R123, R127 Pull high to +HDMI\_5V\_OUT  
 1122A-----  
 1. Page22, Add X7603@ for VRAM 2Gb\*4 HYN 128M16  
 Add X7604@ for VRAM 2Gb\*8 HYN 128M16  
 1121A-----  
 1. Page06, Add R937 for EC\_SCI# Path to GPIO34  
 2. Page09, RP28.5 connect to GPIO34  
 1120A-----  
 1. Page06, Delete chargeable RTC circuit  
 Change ODD to SATA port1  
 Page32, Modify ODD SATA netname to SATA port 1 .  
 2. Page29, +1.2V\_LAN\_OUT add 680P for EMI  
 3. Page37, Modify H21 from 2P5 to 3P0  
 4. Page38, Add 2 jump for power consumption measure  
 J36(+3VS), J37(+5VS)  
 5. Delete XDP port and related circuit  
 Page04, Delete C63, C64, C96, C97, C98, R20, R21, R22, R23, R27-R31  
 Delete R3, R86, R87, R88, R89, R90, R91, R4, C92, C93  
 Delete R5, R14, R15, R16, R7, R19, R25, C35, JXDP1  
 Page07, Delete R66, R67  
 6. ESD DVT Modify:  
 Page08, Delete C39  
 Page24, Delete D6  
 Page28, Delete D7, D18  
 Page30, Delete D38  
 Page33, Delete D16  
 Page35, Delete D25, D30, D34  
 Page36, Delete D26, R544, C572  
 Page37, Delete ESD TP JUMPS:  
 J10, J20, J17, J21, J16, J19, J18  
 J22, J24, J28, J25, J29, J23, J27  
 J26, J30, J31, J33, J32, J34, J35  
 Page29, C786 change to EMC@  
 Page04, Add C96 to DIMM\_DRAMRST#  
 Page33, C487 change to EMC@ and 0.1uF  
 Delete D4  
 Page26, C378 change to EMC@  
 C387 change to EMC@  
 1119A-----  
 1. Page06, Add a nochargeable RTC battery.  
 2. Page15, Add R91 for DDR\_VTT\_PG\_CTRL pull high +5VS option.  
 3. Add page24, Reserve eDP to LVDS translator (RTD2132R)  
 Add bom structure TL8(translate) and EDP@ (eDP mode)  
 4. Page25, Add R947 for ENVDD option.  
 Add connect TL\_INV1\_PW to INVTPWM  
 Add connect RTD2132R TL\_HPD to EDP\_HPD  
 Modify JLVDS1 pin net name fo Co-Lay eDP & LVDS

1107A-----  
 1. Page04, Move R25 to JXDP1.60  
 Update U1 option component for CPU  
 2. Page6,8, Change EC\_SMI from GPIO77 to GPIO34  
 Delete R445  
 3. Page07, Change X2 to X3G024000DC1H(SJ10000CS00)  
 4. Page08, U17, U43, R310 change to @  
 Mount R65  
 R310.1 change to +3VS  
 5. Change all 932@ to 940@  
 R161, D29, R564, U6, R569, C522, C523, C552, D36, Q39, R522, R586, R589, R607,  
 R610, R624, R693, U41, U44, C516, C518, D28, R146, R158, R159, R160, R496, R499,  
 R504, R507, R508, R511, R601, U28, U29  
 6. Page11, R169 change to XDP@  
 7. Page12, add C414 and change PCH\_PWR\_EN to PCH\_PWR\_EN#  
 delete Q33, R561, R563  
 8. Page16, delete R58, R298, R300, C163, R299, R302  
 9. Page17, Add option component (U51) for SUN\_XT  
 10. Page19, Add R900, R901 with BOM structure @  
 11. Page24, delete R405, U20, R362, R401, C164  
 Change U8 to G5243AT11U(SA000028Y10)  
 12. Page25, delete R367, D7, F1, D8, D19  
 13. Page26, change L47, L48 to BLM18AG121SN1D(SM010030010)  
 14. Page27, Delete D31, F2, C450  
 15. Page28, Delete R781, D23, R782, R785, U49, C803  
 16. Page29, Delete R792  
 change T1 to GST5009-E (SP050006B10)  
 17. Page30, delete R414, C166  
 R438, Q20 change to @  
 Change U9 to G5243AT11U(SA000028Y10) with BOM@  
 18. Page31, delete R595, R587, Q34, R597, R596, R562  
 19. Page32, Change U25 to SY6288D10CAC\_MSOP8(SA00004KB10)  
 Change JUSB1 to OCTECK\_USB-09EAAB(DC233008020)  
 Delete R472, R469, R460, R462, C635, U46, R459, R463, R464  
 20. Page33, Mount R503  
 Change R506 to 8.2K  
 Change R509 to R\_Short with BOM @  
 Delete R491, R493, D20  
 21. Page34, add R535 (100K\_0402)  
 Mount R632  
 21. Page35, L51 change to BLM18AG121SN1D(SM010030010)  
 Change JMIC1 to ACES\_88266-02001(SF020008Y00)  
 Delete R143, R668, R162, R181, C719, R671  
 23. Page37, delete R424, C169  
 Change U12 to G5243AT11U(SA000028Y10)  
 24. Page43, SW1 change BOM Structure to @  
 1015A-----  
 1. Modify BOM Structure/Function Field for EMC@(45.1)  
 Page06, RP14  
 Page07, RP19, R390  
 Page24, L11  
 Page25, R368, R369, R370, R371, R372, R373, R374, R375  
 Page27, L42, L45, L46, R175, R180  
 Page28, R774  
 Page29, R897, C814, D39  
 Page32, L24, L25, R458, R461  
 Page35, R527, R528, R532, R533, L36, L38, D1, C62  
 2. Modify BOM Structure/Function Field for XEMC@(45.1)  
 Page04, C63, C64, C96, C97, C98, C94, C95, C60, C92, C93, C35  
 Page07, R104, C152, R402, C453  
 Page08, C39  
 Page24, C528, C549, C364, C365, D6  
 Page25, D2, L13, L14, L15, L16  
 Page28, C792, C786  
 Page29, R26, C26, C806, C807, C808, C809, JP1, JP2, D38  
 Page31, C408, C398  
 Page32, D15, D16, D4, C487, R453, R455, R456, R457, L26  
 Page33, R477, C501, R513, C520, C506, C507, C511  
 Page34, C551, C553, D25, D30, D34  
 Page35, R548, C573, R671, C719, C556, C550, C444, C445, D27, D37, D26, R544, C572  
 Page36, C630  
 3. Modify Function Field to 45.1 only (BOM Structure is same as before)  
 Page04, R27, R28, R29, R30, R31  
 Page07, RP20  
 Page33, R160  
 Page35, R143, L51  
 4. Display BOM structure and Value of U1 (CPU)  
 5. Display BOM structure of R0402\_0OHM-NEW and R0603\_0OHM-NEW (R Short Pad show BOM Structure @)  
 6. Page08, Update note of GPIO66




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	PIR-HW1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	V5WE2 M/B LA-9531P Schematic			Rev	0.4
Date:	Tuesday, February 26, 2013	Sheet	51	of	52

**B1 --> B2 Change List**

0114-----  
 1. Page03, Add U1 with QDJA@  
 2. Page30, R897 change to SM01000LU00  
 3. Page24, L63, L73 change to SM01000EJ00  
 4. Page25, L11 change to SM01000EJ00  
 5. Page36, L33 change to SM01000EJ00  
 6. Page31, U9, C165 with IOAC@  
 0110-----  
 1. Page32, Delete R312, R313, R314, R315  
     Add C392, C393, C391, C394 with EA50@  
 2. Page27, Add C35  
 3. Page38, Delete Q45, R570, R571  
 0108-----  
 1. Page33, R458, R461 change to R0402\_OOHH-NEW  
     Add JFP1  
 2. Page26, Delete L13, L14, L15, L16  
 3. Page29, Delete C792, C99  
 4. Page31, Delete J4  
 5. Page10, 25 change Touch screen port from USB port 5 to port6.  
 6. Page25, 34 change net name of TS\_INT to TS\_EN  
 7. Page10 add USB port 5 for Finger Print  
 8. Page38, Add C19  
 9. Page26, Add C396, C398  
 10. Page36, Mount C554  
 11. Page38, Mount C979  
 12. Page35, Reserved SW6, SW7, SW8, SW9  
 13. Page32, Add C534, C535, C536, C537 for JHDD2 with BA51@  
     change C391, C392, C393, C394 to R312, R313, R314, R315  
 Update Power schematics  
 0107-----  
 1. Page06, R937 change to R0402\_OOHH-NEW  
     R75 change to R0603\_OOHH-NEW  
 2. Page07, R108 change to 15\_0402\_5% with 1ROM@  
     RP19 change to 15\_0804\_8P4R\_5% with 1ROM@  
     Add R105, R106 with 1ROM@ for PCH\_SPI\_IO2\_1, PCH\_SPI\_IO3\_1  
     Change R102, R103, R109, U7, C67, PR20 to 2ROM@  
 3. Page08, R62, R65 change to 0402\_OOHH-NEW  
 4. Page10, Change Touch Screen USB port frum Port3 to Port5.  
     R155 change to R0603\_OOHH-NEW  
 5. Page24, Change Q53 to @  
 6. Page25, R947, R363, R949 change to R0402\_OOHH-NEW  
     Add C376, C377, C388, C389 with TL@  
     Add R414, R426  
     Add R424, R425 with @  
 7. Page27, R80 change to R0603\_OOHH-NEW  
     L48 change to R0603\_OOHH-NEW  
 8. Page29, C99 change to XEMC@  
     R774 change to 56\_0402\_5%  
 9. Page32, R49, R593 change to R0805\_OOHH-NEW  
 9. Page34, R236 change to R0805\_OOHH-NEW  
 10. Page38, R926 change to R0402\_OOHH-NEW  
 0103-----  
 1. Page35, R698, R701 change to 680 ohm  
     R702 change to 499 ohm  
 2. Page18, Un-mount C847  
 3. Page38, Add U38, R77, C63  
 Update Power Schematics  
 1228-----  
 1. Page25, Add USB20\_P3/N3 on JLVDS1.35/36  
     Add R81  
 2. Page35, Delete JTP1, R609, R610, C552, R693, R607, R608, D36  
 3. Page34, change Q50 to L2N7002LT1G\_SOT23-3  
     change R506 to 18K\_0402\_5%

**B2 --> C Change List**

0306-----  
 1. Page27, Mount R410, R411  
     Change R240, R241 with @  
     Change R418 to 4.7K  
 0304-----  
 1. Page20, Mount C872, C873, C874, C889, C917, C918, C919  
 2. Page25, change C371, C372, C369, C370 with EDP@  
 3. Page33, Change L24, L25 to SM070001E00  
 0301-----  
 1. Page08, change R62, R65 to 0 ohm  
 2. Page12, Add C408  
 3. Page34, Add D25  
     Reserved D26  
 0227-----  
 1. Page29, Del R766  
 2. Page32, change JDB1 to E-T\_1001K-F50C-05R\_50P-S  
 0226B-----  
 Modify for ESD  
 1. Page11, Mount C13, C14 (10U\_0603)  
 1. Page12, Change C40 to 10U\_0603  
     Mount C31 (1U\_0402)  
 3. Page15, Mount C117 (10U\_0603)  
     Add C161 10U\_0603  
 4. Page33, Mount C483 with 0.1U  
     Reserved D3 with XEMC@  
 5. Page38, Add C39, C64, C92, C93 22U\_0805  
 Update power schematics  
 0226-----  
 1. Page12, Del T99  
 2. Page27, Mount R204, R241, R407, R408  
     Change R412, R413 with @  
 3. Page28, Add R312 with @  
 4. Page34, Del R590 (Add offpage for H\_PROCHOT#\_EC)  
     Del R505  
 Update Power Schematics  
 0221-----  
 1. Page18, R898, R899 change to R0402\_OOHH-NEW  
 2. Page25, Add TS@ for R81, R414, R426  
 0219-----  
 1. Page08, 34, 37 G\_SEN\_INT connecto to PCH\_GPIO80  
     Change U2.4, U2.6 to D\_CK\_SCLK/D\_CK\_SDATA  
 2. Page29, Reserved C815  
 3. Page22, Add C1024, C1025, C1026, C1023, C1027, C1028, C1029, C1030 with 128@  
 4. Page23, Add C1031, C1032, C1033, C1034, C1038, C1036, C1037, C1035 with VGA@  
 5. Page38, Reserved R556, R574, Q55, R557, R575, Q41, R570, R571, Q45  
 0218-----  
 1. Page06, Update Y1 CIS Symbol  
     Add D23, C151  
     Change R446, D32, C168 to @  
 2. Page18, Change C823, C827, U52, R798 with @  
 2. Page29, Add R781, C792  
 3. Page30, Add R782 and Mount C822  
 2. Page34, Change R506 to 33K



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
				PIR-HW1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REDESIGN CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	V5WE2 M/B LA-9531P Schematic				Rev
Date:	Wednesday, March 06, 2013				0.4
				Sheet	52 of 52