

ZK2 SYSTEM BLOCK DIAGRAM

BOM MARK
 I@: INT VGA
 E@: STUFF FOR EXT VGA
 ND@: STUFF FOR NON-DOCK
 D@: DOCK
 SP@: SPECIAL FOR EXT/INT VGA

DDR PWR TPS5116 P36	CHARGER ISL6251 P32
THERMAL PROTECTION P37	3/5V SYS PWR ISL6237 P33
2.5V/ 1.5V PWR DISCHARGER P38	CPU CORE PWR ISL6262A P34
POWER TREE P39	+1.05V RT8202 P35

CLOCK GENERATOR
 ICS: ICS9LPRS365BGLFT
 SELGO: SLG8SP512K05
 P2

XTAL 14.318MHz

Penryn 479
 uFCPGA P3, P4

Thermal Sensor
 (NS LM95245) P3

Fan Driver
 (G991) P30

DDRII
 SO-DIMM 0
 SO-DIMM 1 P16

NB Cantiga
 (GM45/ PM45/ GL40)
 P5, P6, P7, P8, P9, P10, P11

MXM (n-Vidia) NB9M-GS
 VRAM 512MB P17

SWITCH CIRCUIT P18

HDMI switch (PS8122) P19

CRT P18

LVDS P18

HDMI P19

DOCKING/DVI P19

MP-Stage
 31ZK2MB0000: ZK2 MB ASSY(GM/UMA)ASSY W/O CPU
 31ZK2MB0010: ZK2 MB ASSY(PM/MXM)ASSY W/O CPU
 31ZK2MB0020: ZK2 MB ASSY(PM/MXM) W/O CPU/E-SATA

HDD (SATA) *2 P23

ODD (SATA) P23

SB ICH9M
 P12,P13,P14,P15

eSATA Conn. USB1 P29

eSATA Buffer (PI2EQX3021) P29

USB Port x 3 USB0, 4, 7 P29

Bluetooth USB5 P21

CCD USB11 P18

FingerPrint USB9 P30

Wire Docking USB10 P30

Audio CODEC (ALC888S) P24

HDCP ROM (Option) P13

EC (WPC775LDG) P31

Media Cardreader (RTS5158E) USB2 P27

ATHEROS Giga-LAN (AR8121) P20

New Card USB6 P26

Mini Card WLAN / TV USB2 & 3 P22

Audio Amplifier P24,P25

Sub-Amplifier (MAX9736B) P25

Speaker P25

S/PDIF P25

SUBWOOFER P25

Line in P25

MIC Jack P25

Int. D-MIC P18, P24

MDC 1.5 P24

SPI ROM P31

Touch Pad P30

K/B COON. P30

MMB P28

CIR P31

Card Reader Connector P27

LAN SWITCH (PI3L500) P21

Transformer P21

RJ45 P21

DOCK/LAN P30


DA0ZK2MB6D0
 DA0ZK2MB6C0
 DA0ZK2MB6B0
 DA0ZK2MB6A0

Quanta Computer Inc.
 PROJECT : ZK2

Block Diagram

Size Document Number Rev 3B
 Date: Friday, June 27, 2008 Sheet 1 of 39

Clock Generator




CLK VDD power range 1.05V~3.3V

Pin 56 : It acts as a level sensitive strobe to latch the FS pins and other multiplexed inputs.

CPU Clock select


Pin 10/57/62 : For Pin CPU frequency selection



BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

Strap table



Pin 6 : For Pin 13/14 and 17/18 selection
 0 = LCDCLK & DOT96 for internal graphic controller support
 1 = 27M & 27M_SS & SRC_0 for external graphic controller support





Pin 7 : For Pin 46/47 selection
 1 = CPU_ITP
 0 = SRC_8

CLOCK GENERATOR

Quanta Computer Inc.


PROJECT : ZK2

Size	Document Number	Rev
	CLOCK GENERATOR	3B
Date:	Wednesday, July 09, 2008	Sheet 2 of 39



U25D		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
AF2	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[008]	T23
B11	VSS[010]	T26
B13	VSS[011]	U3
B16	VSS[012]	U6
B19	VSS[013]	U21
B21	VSS[014]	U24
B24	VSS[015]	U2
C5	VSS[016]	V5
C8	VSS[017]	V22
C11	VSS[018]	V25
C14	VSS[019]	V100
C16	VSS[020]	V101
C19	VSS[021]	V102
C2	VSS[022]	V103
C22	VSS[023]	V104
C25	VSS[024]	V105
D1	VSS[025]	V106
D4	VSS[026]	V107
D8	VSS[027]	V108
D11	VSS[028]	V109
D13	VSS[029]	V110
D16	VSS[030]	V111
D19	VSS[031]	V112
D23	VSS[032]	V113
D26	VSS[033]	V114
E3	VSS[034]	V115
E6	VSS[035]	V116
E8	VSS[036]	V117
E11	VSS[037]	V118
E14	VSS[038]	V119
E16	VSS[039]	V120
E19	VSS[040]	V121
E21	VSS[041]	V122
E24	VSS[042]	V123
F5	VSS[043]	V124
F8	VSS[044]	V125
F11	VSS[045]	V126
F13	VSS[046]	V127
F16	VSS[047]	V128
F19	VSS[048]	V129
F2	VSS[049]	V130
F22	VSS[050]	V131
F25	VSS[051]	V132
G4	VSS[052]	V133
G5	VSS[053]	V134
G23	VSS[054]	V135
G26	VSS[055]	V136
H3	VSS[056]	V137
H6	VSS[057]	V138
H21	VSS[058]	V139
H24	VSS[059]	V140
J2	VSS[060]	V141
J5	VSS[061]	V142
J22	VSS[062]	V143
J25	VSS[063]	V144
K1	VSS[064]	V145
K4	VSS[065]	V146
K23	VSS[066]	V147
K26	VSS[067]	V148
L3	VSS[068]	V149
L6	VSS[069]	V150
L21	VSS[070]	V151
L24	VSS[071]	V152
L2	VSS[072]	V153
M5	VSS[073]	V154
M22	VSS[074]	V155
M25	VSS[075]	V156
N1	VSS[076]	V157
N4	VSS[077]	V158
N23	VSS[078]	V159
N26	VSS[079]	V160
P3	VSS[080]	V161
	VSS[081]	V162
	VSS[163]	AF25

CPU 2/2




Layout Note:
Place these parts
reference to Intel demo
board.


VCC:38A (Low power type)
VCC:47A (Standard type)

Layout Note:
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)
4.5A(Supply before VCC Stable)



VCCA:130mA
+1.5V



Layout Note:
Z0=27.4,PU/PD L<1"

Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0
stuff 22U*34, NC 22U*2
stuff 330U*2, NC330U*2


Quanta Computer Inc.

PROJECT : ZK2


CPU Power

Size	Document Number	Rev 3B
Date:	Friday, June 27, 2008	Sheet 4 of 39


	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06



0.3125*VCCP
WIDE(10):SPACING(20),
L<0.5"




Layout Note:
WIDE(10):SPACING(20),
L<0.5"



HOST



GMCH (CANTIGA)

 Quanta Computer Inc. PROJECT : ZK2		Rev	3B
		GMCH HOST	
Size	Document Number	Date:	Friday, June 27, 2008
		Sheet	5 of 39

Strap table



Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) and Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin




NB Thermal trip pin
No use Thermal trip NB side can NC.(NB has ODT)

PM DPRSTP#
The Daisy chain topology should be routed from ICH9M to IMVP, then to (GMCH and CPU, in that order).




SM_VREF.Default use voltage divider for poor layout cause +SMDDR_VREF for meet spec.And Intel circuit PU/PD is 1K.But Check list PU/PD is 10K.

INTEL FAE Suggest PD for Ext graphics



NB Thermaltrip



Check list note CL_VREF=0.35V

DDPC_CTRL for HDMI port C
SDVO_CTRL for HDMI port B




If HDMI not support
HDA -> NC
VCC_HDA -> GND
Differential signal -> NC

<Pin out check issue>
Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN

Impact ICH9M VCCHDA and VCCSUS_HDA supply 1.5V/3.3V
NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUS_HDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.


IV@
EV@
SP@

IV&EV Dis/Enable setting
If LVDS no use, all signal can NC




HSYNC/VSYNC serial R place close to NB

CRTIREF pull down for IV cantiga 1.02k ohm/F



L<0.5", If PCIe not support still connect to +VCC_PEG





Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]

IV&EV Dis/Enable setting
<5/31>Montevina_Schematics_Checklist_Rev0_8
a) For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
b) For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list>
For EV@
CRT R/G/B 0ohm to GND
CRTIREF 0ohm to GND

<check list>
For IV@
CRT R/G/B 150ohm to GND
CRTIREF 1.02Kohm to GND



Quanta Computer Inc.
PROJECT : ZK2
GMCH VGA

Size Document Number Rev 3B
Date: Wednesday, July 09, 2008 Sheet 7 of 39

(16) M_A_DQ[63:0]

M A DQ0	AJ38	SA_DQ_0
M A DQ1	AJ41	SA_DQ_1
M A DQ2	AN38	SA_DQ_2
M A DQ3	AM38	SA_DQ_3
M A DQ4	AJ36	SA_DQ_4
M A DQ5	AJ40	SA_DQ_5
M A DQ6	AM44	SA_DQ_6
M A DQ7	AM42	SA_DQ_7
M A DQ8	AN43	SA_DQ_8
M A DQ9	AM44	SA_DQ_9
M A DQ10	AL40	SA_DQ_10
M A DQ11	AT38	SA_DQ_11
M A DQ12	AN41	SA_DQ_12
M A DQ13	AN39	SA_DQ_13
M A DQ14	AU44	SA_DQ_14
M A DQ15	AU42	SA_DQ_15
M A DQ16	AV39	SA_DQ_16
M A DQ17	AY44	SA_DQ_17
M A DQ18	BA40	SA_DQ_18
M A DQ19	BD43	SA_DQ_19
M A DQ20	AV41	SA_DQ_20
M A DQ21	AY43	SA_DQ_21
M A DQ22	BB41	SA_DQ_22
M A DQ23	BC40	SA_DQ_23
M A DQ24	AY37	SA_DQ_24
M A DQ25	BD38	SA_DQ_25
M A DQ26	AV37	SA_DQ_26
M A DQ27	AT36	SA_DQ_27
M A DQ28	AY38	SA_DQ_28
M A DQ29	BB38	SA_DQ_29
M A DQ30	AV36	SA_DQ_30
M A DQ31	AW36	SA_DQ_31
M A DQ32	BD13	SA_DQ_32
M A DQ33	AU11	SA_DQ_33
M A DQ34	BC11	SA_DQ_34
M A DQ35	BA12	SA_DQ_35
M A DQ36	AU13	SA_DQ_36
M A DQ37	AV13	SA_DQ_37
M A DQ38	BD12	SA_DQ_38
M A DQ39	BC12	SA_DQ_39
M A DQ40	BB9	SA_DQ_40
M A DQ41	BA9	SA_DQ_41
M A DQ42	AU10	SA_DQ_42
M A DQ43	AV9	SA_DQ_43
M A DQ44	BA11	SA_DQ_44
M A DQ45	BD9	SA_DQ_45
M A DQ46	AY8	SA_DQ_46
M A DQ47	BA6	SA_DQ_47
M A DQ48	AV5	SA_DQ_48
M A DQ49	AV7	SA_DQ_49
M A DQ50	AT9	SA_DQ_50
M A DQ51	AN8	SA_DQ_51
M A DQ52	AU5	SA_DQ_52
M A DQ53	AU6	SA_DQ_53
M A DQ54	AT5	SA_DQ_54
M A DQ55	AN10	SA_DQ_55
M A DQ56	AM11	SA_DQ_56
M A DQ57	AM5	SA_DQ_57
M A DQ58	AJ8	SA_DQ_58
M A DQ59	AJ8	SA_DQ_59
M A DQ60	AN12	SA_DQ_60
M A DQ61	AM13	SA_DQ_61
M A DQ62	AJ11	SA_DQ_62
M A DQ63	AJ12	SA_DQ_63

CANTIGA_PM

DDR SYSTEM MEMORY A

SA_BS_0	BD21	M A BS0 (16)
SA_BS_1	BG18	M A BS1 (16)
SA_BS_2	AT25	M A BS2 (16)
SA_RAS#	BB20	M A_RAS# (16)
SA_CAS#	BD20	M A_CAS# (16)
SA_WE#	AY20	M A_WE# (16)
SA_DM_0	AM37	M A DM0
SA_DM_1	AT41	M A DM1
SA_DM_2	AY41	M A DM2
SA_DM_3	AU39	M A DM3
SA_DM_4	BB12	M A DM4
SA_DM_5	AY6	M A DM5
SA_DM_6	AT7	M A DM6
SA_DM_7	AJ5	M A DM7
SA_DQS_0	AJ44	M A DQS0
SA_DQS_1	AT44	M A DQS1
SA_DQS_2	BA43	M A DQS2
SA_DQS_3	BC37	M A DQS3
SA_DQS_4	AW12	M A DQS4
SA_DQS_5	BC8	M A DQS5
SA_DQS_6	AU8	M A DQS6
SA_DQS_7	AM7	M A DQS7
SA_DQS#_0	AJ43	M A DQS#0
SA_DQS#_1	AT43	M A DQS#1
SA_DQS#_2	BA44	M A DQS#2
SA_DQS#_3	BD37	M A DQS#3
SA_DQS#_4	AY12	M A DQS#4
SA_DQS#_5	BD8	M A DQS#5
SA_DQS#_6	AU9	M A DQS#6
SA_DQS#_7	AM8	M A DQS#7
SA_MA_0	BA21	M A A0
SA_MA_1	BC24	M A A1
SA_MA_2	BG24	M A A2
SA_MA_3	BH24	M A A3
SA_MA_4	BG25	M A A4
SA_MA_5	BA24	M A A5
SA_MA_6	BD24	M A A6
SA_MA_7	BG27	M A A7
SA_MA_8	BF25	M A A8
SA_MA_9	AW24	M A A9
SA_MA_10	BC21	M A A10
SA_MA_11	BG26	M A A11
SA_MA_12	BH26	M A A12
SA_MA_13	BH17	M A A13
SA_MA_14	AY25	M A A14

(16) M_B_DQ[63:0]

M B DQ0	AK47	SB_DO_0
M B DQ1	AH46	SB_DO_1
M B DQ2	AP47	SB_DO_2
M B DQ3	AP46	SB_DO_3
M B DQ4	AJ46	SB_DO_4
M B DQ5	AJ48	SB_DO_5
M B DQ6	AM48	SB_DO_6
M B DQ7	AP48	SB_DO_7
M B DQ8	AU47	SB_DO_8
M B DQ9	AJ48	SB_DO_9
M B DQ10	BA48	SB_DO_10
M B DQ11	AY48	SB_DO_11
M B DQ12	AT47	SB_DO_12
M B DQ13	AR47	SB_DO_13
M B DQ14	BA47	SB_DO_14
M B DQ15	BC47	SB_DO_15
M B DQ16	BC46	SB_DO_16
M B DQ17	BC44	SB_DO_17
M B DQ18	BG43	SB_DO_18
M B DQ19	BF43	SB_DO_19
M B DQ20	BE45	SB_DO_20
M B DQ21	BC41	SB_DO_21
M B DQ22	BF40	SB_DO_22
M B DQ23	BF41	SB_DO_23
M B DQ24	BG38	SB_DO_24
M B DQ25	BF38	SB_DO_25
M B DQ26	BH35	SB_DO_26
M B DQ27	BG35	SB_DO_27
M B DQ28	BH40	SB_DO_28
M B DQ29	BG39	SB_DO_29
M B DQ30	BG34	SB_DO_30
M B DQ31	BH34	SB_DO_31
M B DQ32	BH14	SB_DO_32
M B DQ33	BG12	SB_DO_33
M B DQ34	BH11	SB_DO_34
M B DQ35	BG8	SB_DO_35
M B DQ36	BH12	SB_DO_36
M B DQ37	BF11	SB_DO_37
M B DQ38	BF8	SB_DO_38
M B DQ39	BG7	SB_DO_39
M B DQ40	BC5	SB_DO_40
M B DQ41	BC6	SB_DO_41
M B DQ42	AY3	SB_DO_42
M B DQ43	AY1	SB_DO_43
M B DQ44	BE6	SB_DO_44
M B DQ45	BE5	SB_DO_45
M B DQ46	BA1	SB_DO_46
M B DQ47	BD3	SB_DO_47
M B DQ48	AV2	SB_DO_48
M B DQ49	AU3	SB_DO_49
M B DQ50	AR3	SB_DO_50
M B DQ51	AN2	SB_DO_51
M B DQ52	AY2	SB_DO_52
M B DQ53	AV1	SB_DO_53
M B DQ54	AP3	SB_DO_54
M B DQ55	AR1	SB_DO_55
M B DQ56	AL1	SB_DO_56
M B DQ57	AL2	SB_DO_57
M B DQ58	AH1	SB_DO_58
M B DQ59	AM2	SB_DO_59
M B DQ60	AM3	SB_DO_60
M B DQ61	AH3	SB_DO_61
M B DQ62	AH3	SB_DO_62
M B DQ63	AJ3	SB_DO_63

CANTIGA_PM

DDR SYSTEM MEMORY B


SB_BS_0	BC16	M B BS0 (16)
SB_BS_1	BB17	M B BS1 (16)
SB_BS_2	BB33	M B BS2 (16)
SB_RAS#	AU17	M B_RAS# (16)
SB_CAS#	BG16	M B_CAS# (16)
SB_WE#	BF14	M B_WE# (16)
SB_DM_0	AM47	M B DM0
SB_DM_1	AY47	M B DM1
SB_DM_2	BD40	M B DM2
SB_DM_3	BF35	M B DM3
SB_DM_4	BG11	M B DM4
SB_DM_5	BA3	M B DM5
SB_DM_6	AP1	M B DM6
SB_DM_7	AK2	M B DM7
SB_DQS_0	AL47	M B DQS0
SB_DQS_1	AV48	M B DQS1
SB_DQS_2	BG41	M B DQS2
SB_DQS_3	BG37	M B DQS3
SB_DQS_4	BH9	M B DQS4
SB_DQS_5	BB2	M B DQS5
SB_DQS_6	AU1	M B DQS6
SB_DQS_7	AN6	M B DQS7
SB_DQS#_0	AL46	M B DQS#0
SB_DQS#_1	AV47	M B DQS#1
SB_DQS#_2	BH41	M B DQS#2
SB_DQS#_3	BH37	M B DQS#3
SB_DQS#_4	BG9	M B DQS#4
SB_DQS#_5	AT2	M B DQS#5
SB_DQS#_6	AN5	M B DQS#6
SB_DQS#_7	AN5	M B DQS#7
SB_MA_0	AV17	M B A0
SB_MA_1	BA25	M B A1
SB_MA_2	BC25	M B A2
SB_MA_3	AU25	M B A3
SB_MA_4	AW25	M B A4
SB_MA_5	BB28	M B A5
SB_MA_6	AU28	M B A6
SB_MA_7	AW28	M B A7
SB_MA_8	AT33	M B A8
SB_MA_9	BD33	M B A9
SB_MA_10	BB16	M B A10
SB_MA_11	AW33	M B A11
SB_MA_12	AY33	M B A12
SB_MA_13	BH15	M B A13
SB_MA_14	AU33	M B A14

IV@
SP@

Power consumption reference to Intel
644135 Cantiga chipset EDS Volume1.
Section 10
GM TDP 10.5-12W
GS TDP 7-8W
PM TDP 7W

Intel check list(Rev 0.8)
No description for VCC_SM bulk CAP
Intel CRB(Rev 0.7)
330U*1 Reserve near to power
330U*1 near to NB


Intel check list(Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB(Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm





1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +V_GFX_CORE_INT with 10ohm
and VSS_AXG_SENSE PD with 10ohm for Intel suggest

VCCSYNC_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCC_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTIF	GND


IV@
EV@
SP@




Power Net Name	Cantiga(V)
VCC_AXG_#	1.05V
VCC_AXG_NCTIF_#	1.05V
VCCA_PEG_BG	1.5V
VCCA_DPLLA	1.05V
VCCA_DPLLB	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V
VCCD_PEG_PLL	1.05V




GMCH (CANTIGA)



Quanta Computer Inc.
 PROJECT : ZK2
 Date: Friday, June 27, 2008 Sheet 11 of 39
 Size Document Number GMCH VSS Rev 3B



HD Audio







RTC




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD															
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.															
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU																
TP3	XOR Chain Entrance	PWROK	<table border="1"> <tr> <th>ICH_TP3</th> <th>HDA_SDOUT</th> <th>Description</th> </tr> <tr> <td>0</td> <td>0</td> <td>RSVD</td> </tr> <tr> <td>0</td> <td>1</td> <td>Enter XOR Chain</td> </tr> <tr> <td>1</td> <td>0</td> <td>Normal operation(Default)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Set PCIe port config bit 1</td> </tr> </table>	ICH_TP3	HDA_SDOUT	Description	0	0	RSVD	0	1	Enter XOR Chain	1	0	Normal operation(Default)	1	1	Set PCIe port config bit 1	(14) ICH_TP3 \rightarrow ICH_TP3 \rightarrow R451 \rightarrow *1K_4
ICH_TP3	HDA_SDOUT	Description																	
0	0	RSVD																	
0	1	Enter XOR Chain																	
1	0	Normal operation(Default)																	
1	1	Set PCIe port config bit 1																	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	<table border="1"> <tr> <th>ICH_TP3</th> <th>HDA_SDOUT</th> <th>Description</th> </tr> <tr> <td>0</td> <td>0</td> <td>RSVD</td> </tr> <tr> <td>0</td> <td>1</td> <td>Enter XOR Chain</td> </tr> <tr> <td>1</td> <td>0</td> <td>Normal operation(Default)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Set PCIe port config bit 1</td> </tr> </table>	ICH_TP3	HDA_SDOUT	Description	0	0	RSVD	0	1	Enter XOR Chain	1	0	Normal operation(Default)	1	1	Set PCIe port config bit 1	HDA_SDOUT_R \rightarrow R273 \rightarrow *1K_4 \rightarrow +3V
ICH_TP3	HDA_SDOUT	Description																	
0	0	RSVD																	
0	1	Enter XOR Chain																	
1	0	Normal operation(Default)																	
1	1	Set PCIe port config bit 1																	





South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD									
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0										
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default										
GNT1# / GPIO51	ESI Strap (Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# R204 *1K_4									
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI R199 *10K_4 +3V_S5									
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI	GNT0# R221 *1K_4			
PCI_GNT#0	SPI_CS#1	Boot Location											
0	1	SPI											
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC(Default)</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC(Default)	SPI_CS1# R216 *1K_4
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC(Default)											



D3A (T3T) ASF issue when IAMT is not implemented. ICH9M SMBus and SMLink should be connected together to support slave mode. Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474,R475 for debug use)


SATAx[IGP pins if unused:
8.2-k to 10-k pull-up to Vcc3.3 or 8.2-k to 10-k pull-down to ground




<Checklist ver0.8>
If integrated LAN is not used LAN_RST# tie it to GND. NC serial R from RSMRST#. If Intel LAN is used with Wake On LAN, tie LAN_RST# to RSMRST# and NC 0ohm.

CL_PWROK must not assert after PWROK asserts for IAMT. CL_PWROK to the NB and SB should be connected to existing PWROK inputs on the NB and SB on a platform with no IAMT.

<Checklist ver0.8>
The ICH9M Controller Link 1 VREF circuit is required only if Intel AMT is to be supported.




Panel ID (UMA only)




Close to LCD connector (CN3)

P_ID1 (GPIO20)	P_ID0 (GPIO19)	Resolution
0	0	1366x768
0	1	1920x1080
1	0	Reserved
1	1	Reserved


ICH PWROK



Resume RST



M/B ID




Board ID	ID3	ID2	ID1	ID0
default	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	1	0	0

South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R236 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R507 *1K 4

CLK Enable




Quanta Computer Inc.
PROJECT : ZK2

Size	Document Number	Rev
	ICH9M GPIO	3B

Date: Friday, June 27, 2008 Sheet 14 of 39

Power consumption reference to Intel ICH9 Family EDS Rev 1.6

PER INTEL SUGGESTION:
CHANGE TO 100MHZ & 1UF



Impact ICH9M VCCCHDA and VCCSUSHDA supply 1.5V/3.3V

Support INT HDMI HDA Interface. These power only support 1.5V Device must to meet.

NOTE: If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.


VCCSUS1_05 power by VCC1_05 in S0 / VCCSUS3_3 in S3/S4/S5
VCCSUS1_5 power by VCC1_5 A in S0 / VCCSUS3_3 in S3/S4/S5

VCCCL1_05 power by VCC1_05 A in S0
VCCCL1_5 power by VCC1_5 A in S0

If use SB MAC for LAN function. And support wake up need connect to relation power.


U29E	AA26	VSS001	VSS107	H5
	AA27	VSS002	VSS108	J26
	AA3	VSS003	VSS109	J27
	AA4	VSS004	VSS110	J28
	AA5	VSS005	VSS111	K22
	AA6	VSS006	VSS112	K23
	AA7	VSS007	VSS113	K24
	AA8	VSS008	VSS114	L15
	AA9	VSS009	VSS115	L16
	AA10	VSS010	VSS116	L17
	AA11	VSS011	VSS117	L18
	AA12	VSS012	VSS118	L19
	AA13	VSS013	VSS119	L20
	AA14	VSS014	VSS120	L21
	AA15	VSS015	VSS121	L22
	AA16	VSS016	VSS122	M14
	AA17	VSS017	VSS123	M15
	AA18	VSS018	VSS124	M16
	AA19	VSS019	VSS125	M17
	AA20	VSS020	VSS126	M18
	AA21	VSS021	VSS127	M19
	AA22	VSS022	VSS128	M20
	AA23	VSS023	VSS129	M21
	AA24	VSS024	VSS130	N11
	AA25	VSS025	VSS131	N12
	AA26	VSS026	VSS132	N13
	AA27	VSS027	VSS133	N14
	AA28	VSS028	VSS134	N15
	AA29	VSS029	VSS135	N16
	AA30	VSS030	VSS136	N17
	AA31	VSS031	VSS137	N18
	AA32	VSS032	VSS138	N19
	AA33	VSS033	VSS139	N20
	AA34	VSS034	VSS140	P13
	AA35	VSS035	VSS141	P14
	AA36	VSS036	VSS142	P15
	AA37	VSS037	VSS143	P16
	AA38	VSS038	VSS144	P17
	AA39	VSS039	VSS145	P18
	AA40	VSS040	VSS146	P19
	AA41	VSS041	VSS147	P20
	AA42	VSS042	VSS148	P21
	AA43	VSS043	VSS149	P22
	AA44	VSS044	VSS150	P4
	AA45	VSS045	VSS151	R11
	AA46	VSS046	VSS152	R12
	AA47	VSS047	VSS153	R13
	AA48	VSS048	VSS154	R14
	AA49	VSS049	VSS155	R15
	AA50	VSS050	VSS156	R16
	AA51	VSS051	VSS157	R17
	AA52	VSS052	VSS158	R18
	AA53	VSS053	VSS159	R19
	AA54	VSS054	VSS160	R20
	AA55	VSS055	VSS161	R21
	AA56	VSS056	VSS162	R22
	AA57	VSS057	VSS163	R23
	AA58	VSS058	VSS164	R24
	AA59	VSS059	VSS165	R25
	AA60	VSS060	VSS166	R26
	AA61	VSS061	VSS167	R27
	AA62	VSS062	VSS168	R28
	AA63	VSS063	VSS169	R29
	AA64	VSS064	VSS170	R30
	AA65	VSS065	VSS171	R31
	AA66	VSS066	VSS172	R32
	AA67	VSS067	VSS173	R33
	AA68	VSS068	VSS174	R34
	AA69	VSS069	VSS175	R35
	AA70	VSS070	VSS176	R36
	AA71	VSS071	VSS177	R37
	AA72	VSS072	VSS178	R38
	AA73	VSS073	VSS179	R39
	AA74	VSS074	VSS180	R40
	AA75	VSS075	VSS181	R41
	AA76	VSS076	VSS182	R42
	AA77	VSS077	VSS183	R43
	AA78	VSS078	VSS184	R44
	AA79	VSS079	VSS185	R45
	AA80	VSS080	VSS186	R46
	AA81	VSS081	VSS187	R47
	AA82	VSS082	VSS188	R48
	AA83	VSS083	VSS189	R49
	AA84	VSS084	VSS190	R50
	AA85	VSS085	VSS191	R51
	AA86	VSS086	VSS192	R52
	AA87	VSS087	VSS193	R53
	AA88	VSS088	VSS194	R54
	AA89	VSS089	VSS195	R55
	AA90	VSS090	VSS196	R56
	AA91	VSS091	VSS197	R57
	AA92	VSS092	VSS198	R58
	AA93	VSS093	VSS199	R59
	AA94	VSS094	VSS200	R60
	AA95	VSS095	VSS_NCT00	A1
	AA96	VSS096	VSS_NCT01	A2
	AA97	VSS097	VSS_NCT02	A3
	AA98	VSS098	VSS_NCT03	A4
	AA99	VSS099	VSS_NCT04	A5
	AA100	VSS0100	VSS_NCT05	A6
	AA101	VSS0101	VSS_NCT06	A7
	AA102	VSS0102	VSS_NCT07	A8
	AA103	VSS0103	VSS_NCT08	A9
	AA104	VSS0104	VSS_NCT09	A10
	AA105	VSS0105	VSS_NCT10	B1
	AA106	VSS0106	VSS_NCT11	B2
	AA107	VSS0107	VSS_NCT12	B3

DDR2 Module




Smbus address A0

NOTE: Place one cap close to every 2 pull-up resistors terminated to +SMDDR_VTERM



Smbus address A2



Smbus address A2










Quanta Computer Inc.
PROJECT : ZK2
DDRII SO-DIMM

Size	Document Number	Rev
Date: Friday, June 27, 2008		38




Sheet 16 of 39

MXM Module

IV@
EV@






CRT SWITCH




LVDS


P_ID1	P_ID0	Resolution
0	0	1366x768
0	1	1920x1080
1	0	Reserved
1	1	Reserved



LCD Power




Backlight Control & Lid




HDMI Switch

IV@
EV@
SP@




BIAS	FUNCTION
H	MXM (DC-coupled)
L	UMA(AC-coupled)





From GMCH




From MXM




EMI reserve




SDVO I2C Control




HP-detect




SMBUS




ESD Protect




HDMI connector




LAN Controller




Decoupling CAP



Regulator(1.2V)



EEPROM





Quanta Computer Inc.



PROJECT : ZK2

Size	Document Number	Rev
	AR8121 LAN	3B
Date:	Friday, June 27, 2008	Sheet 20 of 39


LAN SWITCH




TRANSFORMER



RJ45











BLUETOOTH CONNECTOR




MINI-CARD

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA




Quanta Computer Inc. PROJECT : ZK2		Rev
		3B
Size	Document Number	MINI PCI-E card/TV
Date:	Friday, June 27, 2008	Sheet 22 of 39


2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS




Quanta Computer Inc.
PROJECT : ZK2



Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	3B
Date:	Friday, June 27, 2008	Sheet 23 of 39

CODEC(ALC888S)


IV@
EV@




LINE-Out Amplifier




LINE-Out Amplifier Power



MDC



Codec Power




CODEC & MDC


Quanta Computer Inc.
PROJECT : ZK2

Size	Document Number	Rev
	REALTEK ALC663&888/MDC	3B
Date:	Friday, June 27, 2008	Sheet 24 of 39


SPEAKER AMP.




LINE-OUT/SPDIF0




MUTE




SPEAKER




LINE IN



MIC




SUBWOOFER






AMP & PHONE JACK & SUBWOOFER

NEW CARD



NEW CARD'S POWER SWITCH

TI: AL002231000
GMT: AL000577002




Quanta Computer Inc.

PROJECT : ZK2

Size	Document Number	Rev
	NEW CARD	3B
Date:	Friday, June 27, 2008	Sheet 26 of 39

CARD-READER Controller




RTS5158E

XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal


pin 19	XD_CD#_1	R299	33.4	XD_CD#	pin 34	XD_D1_1	R325	33.4	XD D1
pin 20	SD_WP_1	R303	33.4	SD_WP	pin 35	XD_D0_1	R321	33.4	XD D0
pin 21	SD_CD#_1	R306	33.4	SD_CD#	pin 36	SD_CMD_1	R322	33.4	SD CMD
pin 23	XD_D4_1	R308	33.4	XD D4	pin 37	XD_WP#_1	R318	33.4	XD_WP#
pin 25	XD_D5/MS_BS_1	R313	33.4	XD_D5/MS_BS	pin 38	XD_RDY_1	R319	33.4	XD_RDY
pin 26	XD_D3/MS_D1_1	R314	33.4	XD_D3/MS_D1	pin 39	SD_DAT3/XD_WE#_1	R309	33.4	SD_DAT3/XD_WE#
pin 27	SD_DAT0/XD_D6/MS_D0_1	R312	33.4	SD_DAT0/XD_D6/MS_D0	pin 40	SD_DAT2/XD_RE#_1	R307	33.4	SD_DAT2/XD_RE#
pin 28	XD_D2/MS_D2_1	R311	33.4	XD_D2/MS_D2	pin 41	XD_ALE_1	R310	33.4	XD_ALE
pin 29	MS_INS#_1	R327	33.4	MS_INS#	pin 42	XD_CE#_1	R305	33.4	XD_CE#
pin 31	XD_D7/MS_D3_1	R324	33.4	XD_D7/MS_D3	pin 43	XD_CLE_1	R301	33.4	XD_CLE

4 IN 1 CARD READER




Model Select


R6256/C860=NC/NC (R6258:ON)=> SD_D1 from pin23
 R6256/C860=10K/47pF(R6257:ON)=>SD_D1 from pin26



EEPROM(Reserved)



Decoupling CAP




SP	SD/MMC	MS	XD
SP1	SD VCC	XD CD#	XD
SP2	SD WP		
SP3	SD CD#		
SP4		XD D4	
SP5		XD D5	MS BS
SP6		XD D3	MS D1
SP7	SD DAT0	XD D6	MS D0
SP8	SD DAT7	XD D2	MS D2
SP9			MS INS#
SP10	SD DAT6	XD D7	MS D3
SP11		XD D1	
SP12	SD DAT5	XD D0	MS D6
SP13	SD DAT4	XD WP#	MS D7
SP14		XD RDY	
SP15	SD DAT3	XD WE#	
SP16	SD DAT2	XD RE#	
SP17		XD ALE	
SP18		XD CE#	
SP19		XD CLE	
		MS D4	
		MS D5	

Quanta Computer Inc.
PROJECT : ZK2
CARD READER RTS5158E


Size: Document Number: Rev 3B

Date: Friday, June 27, 2008 Sheet 27 of 39


POWER BOARD




LED



MMB



Backlight Logo LED




Quanta Computer Inc.
PROJECT : ZK2

Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	3B


Date: Friday, June 27, 2008 Sheet 28 of 39

USB & eSATA




SEL0_X	SEL1_X	Eq	SEL2_X	Swing	SEL3_X	De-Emphasis
0	0	0dB	0	1.0X	0	0dB
0	1	2.5dB	1	1.2X	1	-3.5dB
1	0	4.5dB				
1	1	6.5dB				


HOLES




USB/B




INT K/B





TOUCHPAD & Finger-Printer CONN.



CPU FAN




CABLE DOCK



Quanta Computer Inc.
PROJECT : ZK2


Size	Document Number	Rev
	KB/FAN/TP+FP/DOCK	3B
Date:	Wednesday, July 09, 2008	Sheet 30 of 39



I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Fh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled (*) if using FW device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware


SM BUS PU



ACER ID




SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


HWPG




SMBus



POWER-ON PAD



CIR




INTERNAL KEYBOARD STRIP SET



Quanta Computer Inc.
PROJECT : ZK2
Size Document Number
Date: Friday, June 27, 2008

WPCE775C_ODG & FLASH

Rev 3B
Sheet 31 of 39



Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949

$$LIM = (1/R1) * (((0.05/VREF=2.39)VACLIM)+0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * ((0.05/2.365)Vaclm+0.05)$$


$$Vaclm = ((R3//152)/(R3//152+R2//152)) * Vref$$


R1=adapter current sense resistnece


CELL-SET = Hi -----> Cells = VDD ----->4S
 CELL-SET = Low -----> Cells = GND ----->3S

+3VPCU
 PD2 ZD3.6V
 PD3 ZD3.6V
 PD14 DA204U
 Add ESD diode base on EC FAE suggestion

Quanta Computer Inc.
PROJECT : ZK2
CHARGER (ISL6251A)
 Size Document Number Rev 1A
 Date: Friday, June 27, 2008 Sheet 32 of 40








$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$


$Frequency = V_{out} / (V_{in} * TON)$









$$R1 = (100 * V_{out} - R2)K$$

if tune V_{out} R3 un-mount, R1 and R2 mount

thermal protection



 Quanta Computer Inc. PROJECT : ZK2		Rev
		1A
Size	Document Number	Thermal protect
Date:	Friday, June 27, 2008	Sheet 37 of 40



Model	REV	CHANGE LIST	MODEL	ZK2	
ZK2 MB	1A	FIRST RELEASED: E200803-5424 (PCB: DAQZK2MB6A0)		FROM	To
				X	1A
				X	1A
		Page10 : Correct IVDC power of Northbridge to +VDR_S08		1A	2A
		Page10 : Change 32.768KHz (v2) to normal type (v1.5)		1A	2A
		Page10 : Change RTC battery connector type (D3M4) to DFMD20M311		1A	2A
		Page10 : Swap SATA port between port-1 (0dd) and port-4 (2ND HDD)		1A	2A
		Page17 : Change LCD power input capacitor (C27) to 2.2uF		1A	2A
		Page18 : Change reset key resistor (R1) to two resistor (R517/R518) for EMI		1A	2A
		Page19 : Change all HDMI switch solution to Parade (P8122), and connector type to DIP type		1A	2A
		Page20 : Correct LAN RSL (R35) to correct to improve performance and signal quality		1A	2A
		Page21 : Correct X'tal capacitor (C351/C352) to 33pF for 25MHz		1A	2A
		Page22 : Change L42 to 0ohm resistor		1A	2A
		Page23 : Add two 0.1uF resistor for EMI and reserve path capacitor (C660/C661) for HDMI switch		1A	2A
		Page24 : Change L6C solution for SPDIF and DMIC EMI issue		1A	2A
		Page25 : Change C601F (CN25) pin definition for wrong connect		1A	2A
		Page28 : Change power/B power source to +3V only		1A	2A
		Page28 : Reserve +3V power source for MMIO function		1A	2A
		Page29 : Modify eSATA controller (U13) swing/BQ/de-emphasis setting for signal quality, and correct eSATA connector type		1A	2A
		Page29 : Move USB power switch to USB/A		1A	2A
		Page29 : Change finger-printer power source to +3VUSB		1A	2A
	2A	Power change items		1A	2A
		Page32 : [PRS3] 6.19Kohm(CS26193929) for MMIO(S0W ADP)		1A	2A
		Page32 : 71.5Kohm(CS37153937) for UM0(S0W ADP)		1A	2A
		Page33 : 1. Change PQ31/PQ8 from FDS8878(BAM88780020) to A04468(BAM44680003)		1A	2A
		Page33 : 2. Change PQ30/PQ9 from FDS6690A8(BAM66900022) to A04712 (BAM47120000)		1A	2A
		Page33 : 3. Change PQ32/PQ33 from FDC653 (BAM65300033) to A06402A (BAM64020000)		1A	2A
		Page34 : 4. Change PR61 from 150K/F 4(CS41502918) to 150K/F 4(CS41502910)		1A	2A
		Page34 : 5. Change PR71 from 178K/F 6 (CS41783918) to 237K/F 6 (CS42373911)		1A	2A
		Page34 : 6. Change PR65 from 196K/F 6 (CS41963916) to 249K/F 6 (CS42493914)		1A	2A
		Page34 : 1. Change PQ27/PQ22 from TPC8023-H (BAM80230000) to A01414 (BAM14140001)		1A	2A
		Page34 : 2. Change PQ28/PQ23 from TPC8019-H (BAM80190000) to A01412 (BAM14120000)		1A	2A
		Page35 : 3. Change PQ11 from 0.0220/S0V 6 (CS32261901) to 0.0330/S0V 6 (CS33361900)		1A	2A
		Page35 : 1. Change PQ2 from TPC8023-H (BAM80230000) to A01414 (BAM14140001)		1A	2A
		Page35 : 2. Change PQ3 from TPC8019-H (BAM80190000) to A01412 (BAM14120000)		1A	2A
		Page36 : 1. Change PQ41 from TPC8023-H (BAM80230000) to A01414 (BAM14140001)		1A	2A
		Page36 : 2. Change PQ37 from TPC8019-H (BAM80190000) to A01412 (BAM14120000)		1A	2A
		Page36 : 3. Change PR2 from 5.62K/F 6 (CS25253914) to 4.75K/F 6 (CS24753919)		1A	2A
		Page37 : 1. Change PR21 from 196K/F 4 (CS419629B01) to 200K/F 4 (CS420029B12)		1A	2A
		Page37 : 2. Change PR24 from 1.43K/F 4 (CS214329B00) to 1.74K/F 4 (CS217429B00)		1A	2A
		Page2 : no mount 0.1uF (C475/C492/C471)		2A	3A
		Page2 : no mount 0.1uF (C515)		2A	3A
		Page2 : remove 0 ohm (R460/R390/R422/R159), and connect them directly		2A	3A
		Page12 : remove 0 ohm (R498/R249/R487), and connect them directly		2A	3A
		Page13 : Swap Main HDD to port-0, and 2nd HDD to port-4		2A	3A
		Page13 : remove 0 ohm (R198), and connect them directly		2A	3A
		Page14 : Swap USB port2 to external USB, and port-7 to Cardreader		2A	3A
		Page14 : remove 0 ohm (R186/R185/R466/R235/R506), and connect them directly.		2A	3A
		Page16 : no mount 0.1uF (C170/C448)		2A	3A
		Page17 : no mount 0.1uF (C501/C552)		2A	3A
		Page17 : reserve 0 ohm (R626) from MMIO to EC (EC_THERM#)		2A	3A
		Page17 : no mount 0.1uF (C489)		2A	3A
		Page18 : no mount Q21/Q24 and bypass from 0ohm (R378/R381), pull-up 2K ohm to +3V for MMIO sku		2A	3A
		Page18 : Change L67/7/8 to BLM18BA4708N1D		2A	3A
		Page18 : Change U4 to AL004280001 (A04280-4) part		2A	3A
		Page18 : Remove 0 ohm (R22), and connect directly		2A	3A
		Page18 : Change CN3 to DFWF40MR000 for SMT request		2A	3A
		Page19 : Change R42 from 330 ohm to 180 ohm (CS118029B15)		2A	3A
		Page19 : Use 100 ohm (R419/R520/R621/R622) and 1uF (C556/C657/C658/C659) for HDMI EMI request		2A	3A
		Page20 : Reserve C662/Q43/Q44/R119/R126, and bypass 0ohm (R627/R628)		2A	3A
		Page20 : remove 0ohm (R5/R9/R357) and connect directly		2A	3A
		Page21 : Change L17/2 (BAM1801810N1D) to increase current rating		2A	3A
		Page21 : Change transformer to GST-5009		2A	3A
		Page21 : Change R13-R16 from 75ohm 0402 to 0805 size		2A	3A
		Page22 : no mount 0.1uF (C250)		2A	3A
		Page22 : Swap LAN LED color connect (green: linking/orange/active)		2A	3A
		Page22 : Remove R296/R292/R328/R42/R298 and connect directly		2A	3A
		Page23 : no mount 0.1uF (C247/C270/C268)		2A	3A
		Page23 : Change main (CN27) and 2nd (CN30) HDD footprint for M/E request		2A	3A
		Page24 : no mount 0.1uF (C532/C535/C260/C261/C440/C441)		2A	3A
		Page24 : Change 0.1uF to 0.033uF (C630/C47/C317/C46/C661/C663/C314/C556/C373/C451/C180)		2A	3A
		Page26 : remove 0ohm (R74), and connect directly		2A	3A
		Page27 : no mount 0.1uF (C281/C188/C279)		2A	3A
		Page28 : Add AC-IN LED-on function (C48/Q50)		2A	3A
		Page28 : Add PWMLED/SUSLED function on Power/B (Q47/Q49/R624/R625)		2A	3A
		Page29 : Change R47/R49 from 0ohm to 100ohm for synaptic MMB		2A	3A
		Page29 : Change R231, R230 from 100ohm to 5.1k ohm for Synaptic team suggestion		2A	3A
		Page29 : Change e-SATA connector (CN22)		2A	3A
		Page30 : Update incorrect hole29/hoel34 footprint		2A	3A
		Page30 : no mount 33pF (C33/C34)		2A	3A
		Page31 : Remove L24/L25/L26 and connect directly		2A	3A
		Page31 : no mount 0.1uF (C60/C65/C400)		2A	3A
		Page31 : Change SW1 to short-pad (G3) for easy power-on		2A	3A
		Page31 : Change U38 to everlight part (IRM-V538-TR1)		2A	3A
		Page5 : update NB p/n to AJSLB940T04 (GM45), AJSLB970T06 (PM45)		3A	3B
		Page6 : remove 0 ohm (R167), and connect them directly		3A	3B
		Page10 : Add 10uF capacitor (C395) for CRT flicker issue		3A	3B
		Page12 : remove 0 ohm (R347), and connect them directly		3A	3B
		Page14 : update SB p/n to AJSLB900T03		3A	3B
		Page14 : Add panel_ID0 (GPIO19)/1 (GPIO20) on SB, and pull-up 10Kohm (R629/R630) to +3V near LCD connector (CN3)		3A	3B
		Page14 : Change Board_ID2 to GPIO21, and Board_ID3 to GPIO22		3A	3B
		Page17 : Remove R516		3A	3B
		Page17 : no mount 4.7uF capacitor (C481)		3A	3B
		Page18 : remove 0 ohm (R176/R472), and connect directly		3A	3B
		Page18 : delete no-dock CRT resistor, no mount 0.1uF (C49)		3A	3B
		Page18 : remove 0 ohm (R617/R18), and connect directly for USB		3A	3B
		Page19 : Add panel_ID0 (CN3.35) and panel_ID1 (CN3.30)		3A	3B
		Page19 : reserve 100 ohm (R634/R635/R636/R637)		3A	3B
		Page19 : Remove 0 ohm (R59/R64) and connect directly		3A	3B
		Page20 : remove 0ohm (R355) and connect directly		3A	3B
		Page21 : delete no-dock LAN resistor		3A	3B
		Page22 : Change R344/R352 to 220 0805 size for RMA request		3A	3B
		Page22 : Remove R11/RP10/R545 and connect directly		3A	3B
		Page22 : Reserve Q51 and bypass 0ohm (R631)		3A	3B
		Page23 : Add 10uF (C656) for TV		3A	3B
		Page24 : Update new footprint (CN30) library issue		3A	3B
		Page24 : no mount 0.1uF (C591) and add 10uF (C533)		3A	3B
		Page25 : Change C601 from 4.7uF to 10uF		3A	3B
		Page25 : Change MUTE function circuit to AND gate (U42), and reserve bypass 0ohm (R638)		3A	3B
		Page25 : remove 0 ohm bridge resistor (R540/R545/R552/R553/R559) to reduce noise		3A	3B
		Page25 : Change R570 from 20Kohm to 12.4Kohm for subwoofer gain issue		3A	3B
		Page25 : remove 0ohm (R575) and connect directly		3A	3B
		Page25 : Change C23 from AD080 to GND		3A	3B
		Page26 : Change C546/C625 from 47uF to 470uF directly		3A	3B
		Page28 : Use +3V power (R632) for MMB and Reserve +5V (R633)		3A	3B
		Page28 : Add 1uF (C655) for +3V power		3A	3B
		Page29 : Remove R45 and connect directly, reserve L61/C667 for EMI request		3A	3B
		Page29 : Remove 0ohm (R609/R610/R611/R612) and connect directly		3A	3B
		Page30 : Increase 0.1mm width for Hole28/33/30/35		3A	3B
		Page30 : Change RP2 from +3VUSB to +3VPCU for EC engineer suggestion		3A	3B
		Page30 : Remove 0ohm (RP7) and connect directly		3A	3B
		Page30 : Change 2.2uF to 10uF (C367)		3A	3B

PROJECT : ZK2
 DATE: 2008/06/27

DOC NO. PROJECT MODEL : ZK2 APPROVED BY: DATE: 2008/06/27
 PART NUMBER: DRAWING BY: REVISION: 3B