

# Compal Confidential

Model Name : JE50-HR/SJV50-HR

Compal Project Name : P5WE0/P5WS0

File Name : LA-6901P

# Compal Confidential

## JE50-HR/SJV50-HR(P5WE0/P5WS0) M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH

Nvidia N12P GS/GV


2010-11-1

REV : 0 . 5

Dr-Bios.com

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		JE50-HR/SJV50-HR M/B Schematics	5
		Date	Friday, November 05, 2010
		Sheet	1 of 61

Fan Control  
page 42



Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	JE50-HR/SJV50-HR M/B Schematics		Rev 0.5
Date	Friday, November 05, 2010	Sheet	2 of 61

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.05SPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### EC SM Bus1 address

### EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

### PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

### 3G & BT & USB30 & USB20 Config

3G SKU: 3G@ USB30 SKU: USB30@ OPTMIUS SKU: OPT@  
 BT SKU: BT@ USB20 SKU: USB20@ Non-OPTMIUS SKU: NOPT@  
 LAN Chip A0 version: A0@ N12P-GS: GS@  
 LAN chip B0 Version: B0@ N12P-GV: GV@

### BOM Config

UMA Only: BT@3G@/USB30@/UMA@/UMA0@/NOPT@/A0@  
 OPTIMUS (N12P-GS) : BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GS@  
 DIS Only (N12P-GS) : BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GS@  
 OPTIMUS (N12P-GV) : BT@3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@/GV@  
 DIS Only (N12P-GV) : BT@3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@/GV@  
 VRAM P/N :  
 64\*16  
 Samsung : SA000035700  
 Hynix : SA000032400/SA0000324C0  
 128\*16  
 Samsung : SA00003MQ40  
 Hynix : SA00003VS00

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT  
 EVT2  
 DVT  
 PVT  
 Pre-MP

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	1.0
5	
6	
7	

### BTO Option Table




BTO Item	BOM Structure
UMA Only	UMA0@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@
N12P-GS	GS@
N12P-GV	GV@

### USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
		2	USB3.0 colay USB2.0 Conn.
	UHCI1	3	USB/B Colay USB3.0
		4	
		5	
EHCI2	UHCI2	6	
		7	
		8	Mini Card 1(WLAN)
	UHCI3	9	3G/B(WWAN)
		10	Camera
		11	Mini Card 2(Reserved)
UHCI4	12	3G/B(SIM Card)	
	13	BlueTooth	


Security Classification	2010/11/1	Compal Secret Data	2011/11/1	Title
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number JE50-HR/SJV50-HR M/B Schematics 0.5 Date: Friday, November 05, 2010 Sheet 3 of 61






Dr-Bios.com

Security Classification	2010/11/1		Compal Secret Data	2011/11/1		Title	
Issued Date	2010/11/1		Deciphered Date	2011/11/1		Compal Electronics, Inc	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number	Rev
						JE50-HR/SJV50-HR M/B Schematics	0.5
						Date	Sheet
						Friday, November 05, 2010	1 of 61





DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/1/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTOR MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PROCESSOR(3/7) DDRIII</b> JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Friday, November 05, 2010 Sheet 6 of 61	


# CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIE Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



SV type CPU POWER




INTEL Recommend  
4\*470uF, 16\*22uF and 10\*10uF  
from PDDG 1.0

Follow Power Suggestion,  
place 3-pin Cap for CPU\_CORE

P+W00  
use 470uF\*2  
330uF\*3

- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y34 VCC51
- Y33 VCC52
- Y32 VCC53
- Y31 VCC54
- Y30 VCC55
- Y29 VCC56
- Y28 VCC57
- Y27 VCC58
- Y26 VCC59
- Y25 VCC60
- V34 VCC61
- V33 VCC62
- V32 VCC63
- V31 VCC64
- V30 VCC65
- V29 VCC66
- V28 VCC67
- V27 VCC68
- V26 VCC69
- V25 VCC70
- V24 VCC71
- V23 VCC72
- V22 VCC73
- V21 VCC74
- U31 VCC75
- U30 VCC76
- U29 VCC77
- U28 VCC78
- U27 VCC79
- U26 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- R25 VCC91
- R24 VCC92
- R23 VCC93
- R22 VCC94
- R21 VCC95
- R20 VCC96
- R19 VCC97
- R18 VCC98
- R17 VCC99
- R16 VCC100





INTEL Recommend  
2\*330uF, 12\*22uF  
from PDDG 1.0

R02 modify  
@ ME interfere, not pop!!

CORE SUPPLY

SVID


SENSE LINES




Security Classification	2010/11/1	Compal Secret Data	2011/11/1	Compal Electronics, Inc	
Issued Date		Deciphered Date		PROCESSOR(S/7) PWR.BYPASS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc# JE50	Document Number
				JE50-HR/SJV50-HR M/B Schematics	
				Rev	0.5
				Date	Fri Nov 05 2010
				Sheet	8 of 81








CONN@






CONN@

# Dr-Bios.com


Security Classification		Compal Secret Data		Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PROCESSOR(7/7) VSS</b> Document Number <b>JE50-HR/SJV50-HR M/B Schematics</b>	
				Rev	0.5
				Date	Friday, November 05, 2010
				Sheet	10 of 61




**Layout Note:**  
Place near JDIMM1




**R05 modify**



**Layout Note:**  
Place near JDIMM1.203,204




**R05 modify**




Security Classification		Compal Secret Data		Title	
2010/11/1		Deciphered Date		2011/1/1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>JE50-HR/SJV50-HR M/B Schematics</b>	
Date: Epoch, November 05, 2010				Rev: 0.5	

Dr-Bios.com



Dr-Bios.com

Security Classification	Compal Secret Data		Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/1/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				JE50-HR/JV50-HR M/B Schematics
				Rev 0.5
				Date: Eptov, November 05, 2010
				Sheet 12 of 61




**INTVRMEN**  
 \* H = Integrated VRM enable  
 L = Integrated VRM disable  
 (INTVRMEN should always be pull high.)



**HIGH= Enable (No Reboot)**  
 \* **LOW= Disable (Default)**






**HDA\_SDO as Capella ME override (GPIO33)**  
 \* ME debug mode, this signal has a weak internal PD  
 Low = Disabled (Default)  
 High = Enabled (Flash Descriptor Security Override)




This signal has a weak internal pull-down


On Die PLL VR Select is supplied by 1.5V when sampled high  
 1.8V when sampled low  
 Needs to be pulled High for Huron River platform









**RTCRST close RAM door**  
 R05 modify




**SRTCST close RAM door**  
 Prevent back drive issue.



R03 modify




R02 modify













GPIO21		
	SGEN#	
Switchable GPU	0	
*Non-Switchable	1	




Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
*SPI	1	1



EN25F32-100HIP SOP 8P  
 SA000031N00  
**SPI ROM FOR ME (4MB)**  
 Footprint 200mil



GPI067	
DGPU_PBSNT#	0
DIS, OPTIMUS	0
UMA	1



Can be left NC when IAMT is not support on the platform

not support Deep S4,S5 can NC PCH EDS1.2 P.74


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	PCH (3/8) DMI,FDI,PM,
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number JE50-HR/SJV50-HR M/B Schematics
Date:	Friday, November 05, 2010	Sheet	15 of 61	Rev	0.5

Dr-Bios.com




22.40 ENBK1 ENBK1 R532 2 2.2K 0.402 5% IGPU\_BKLT\_EN  
UMA@

Pull high at LVDS conn side.


31 PCH\_LCD\_CLK  
31 PCH\_LCD\_DATA




SDVO\_CTRLDATA strap pull high at level shift page



Digital Display Interface




HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK



Security Classification	2010/11/1	Compal Secret Data	2011/11/1	Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	0.5
				Date	Sheet
				Friday, November 05, 2010	16 of 61






R03 modify





GPIO51 Internal pull high

Boot BIOS Strap bit1 BBs1		
Bit11	Bit10	Destination
0	1	Reserved
1	0	PCI
1	1	SPI
0	0	LPC




For RF request



NVDRAM

PCI

USB






USB/B (Right side)  
USB Conn. Colay USB3.0  
USB/B (Right side)  
USB/B (Right side), colay USB3.0

Some PCH config not support USB port 6 & 7.

- Mini Card 1 (WLAN)
- 3G/B (WWAN)
- CMOS Camera (LVDS)
- Mini2 Card 2 (Reserved)
- 3G/B(SIM Card)
- BlueTooth

Within 500 mils

R03 modify




Security Classification	2010/11/1	Compal Secret Data	2011/11/1	Title	Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	PCH (5/9) PCI, USB, NVRAM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Revision	1	Document Number	JE50-HR/JV50-HR M/B Schematics		Rev	0.5
Date	Friday, November 05, 2010	Sheet	17	of	61	

HDA\_SYNC PH(PLL =+1.5VS)  
 GPIO28 On-Die PLL Voltage Regulator  
 This signal has a weak internal pull up

\* H On-Die voltage regulator enable  
 L On-Die PLL Voltage Regulator disable




Deep S4,S5 wake event signal  
 RTC alarm,Power BTN,GPIO27  
 PCH\_GPIO27 (Have internal Pull-High)  
 Deep S4,S5 wake event signal  
 No use PD to GND Check list1.0 P.70







GPIO38  
 OPTIMUS\_EN#

* OPTIMUS	0
Non-OPTIMUS	1




GPIO24 Unmultiplexed  
 NOTE: GPIO24 configuration register bits are not cleared by CP9h reset event.  
 CRB1.0 PH10K to +3VALW




Project ID	GPIO69	GPIO70
* P5WE0	0	0
P7YE0	0	0
x	1	0
x	1	1

	GPIO71
*VRAM 800 MHz	0
VRAM 900 MHz	1



+VCCADAC should be powered up during S0 system state. Note that Thermal Sensor shares the same power supply rail with DAC




On-Die PLL Voltage Regulator  
H = On-Die PLL voltage regulator enable  
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA


GPI028  
On-Die PLL Voltage Regulator  
H = On-Die PLL voltage regulator enable  
VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2

+1.5VS  
+VCCAFDL\_VRM  
R257 0.0603 5%  
+VCCAFDI\_VRM  
VCCVRM=>1.5V FOR MOBILE  
VCCVRM=>1.8V FOR DESKTOP  
VCCVRM = 160mA detal waiting for newest spec  
HDA\_SYNC PH (PLL =+1.5VS)


PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current (A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)



Security Classification	Compal Secret Data	Title	
Issued Date	2010/11/1	PCH (7/9) PWR	
Deciphered Date	2011/11/1	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		JE50-HR/SJV50-HR M/B Schematics	0.5
		Date	Rev
		11/05/2010	19 of 61




VCC3\_3 = 266mA detail waiting for newest spec  
 VCCDMI = 42mA detail waiting for newest spec



Have internal VRM  
 +1.05V analog internal clock PLL  
 Can NC  
 Not support Deep S4,S5 connect to +3VALW


GPI028  
 On-Die PLL Voltage Regulator  
 H On-Die PLL voltage regulator enable  
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2  
 VCCAPLLSATA



SGA00001700  
 220U 2.5V M B2  
 ESR 35mohm@100Khz

supplied by internal 1.05V VR Must NC

GPI028  
 On-Die PLL Voltage Regulator  
 H On-Die PLL voltage regulator enable  
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2  
 VCCAPLLSATA



Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc	
PCH (8/9) PWR	
Document Number	Rev
JE50-HR/SJV50-HR M/B Schematics	0.5
Date	Sheet
Friday, November 05, 2010	20 of 61

**U33H**


H5	VSS[0]		
AA17	VSS[1]	VSS[80]	AK38
AA2	VSS[2]	VSS[81]	AK4
AA3	VSS[3]	VSS[82]	AK42
AA33	VSS[4]	VSS[83]	AK46
AA34	VSS[5]	VSS[84]	AK8
AB11	VSS[6]	VSS[85]	AL16
AB14	VSS[7]	VSS[86]	AL17
AB38	VSS[8]	VSS[87]	AL19
AB39	VSS[9]	VSS[88]	AL21
AB4	VSS[10]	VSS[89]	AL23
AB5	VSS[11]	VSS[90]	AL26
AB7	VSS[12]	VSS[91]	AL27
AC19	VSS[13]	VSS[92]	AL31
AC2	VSS[14]	VSS[93]	AL33
AC21	VSS[15]	VSS[94]	AL34
AC24	VSS[16]	VSS[95]	AL46
AC33	VSS[17]	VSS[96]	AM11
AC34	VSS[18]	VSS[97]	AM14
AC48	VSS[19]	VSS[98]	AM36
AD10	VSS[20]	VSS[99]	AM39
AD11	VSS[21]	VSS[100]	AM43
AD12	VSS[22]	VSS[101]	AM45
AD13	VSS[23]	VSS[102]	AM46
AD19	VSS[24]	VSS[103]	AM7
AD24	VSS[25]	VSS[104]	AN2
AD26	VSS[26]	VSS[105]	AN29
AD27	VSS[27]	VSS[106]	AN3
AD33	VSS[28]	VSS[107]	AN31
AD34	VSS[29]	VSS[108]	AP12
AD36	VSS[30]	VSS[109]	AP19
AD37	VSS[31]	VSS[110]	AP20
AD38	VSS[32]	VSS[111]	AP28
AD39	VSS[33]	VSS[112]	AP30
AD4	VSS[34]	VSS[113]	AP32
AD40	VSS[35]	VSS[114]	AP38
AD42	VSS[36]	VSS[115]	AP4
AD43	VSS[37]	VSS[116]	AP42
AD45	VSS[38]	VSS[117]	AP46
AD46	VSS[39]	VSS[118]	AP8
AD8	VSS[40]	VSS[119]	AR2
AE2	VSS[41]	VSS[120]	AR48
AE3	VSS[42]	VSS[121]	AT11
AE10	VSS[43]	VSS[122]	AT13
AE12	VSS[44]	VSS[123]	AT18
AD14	VSS[45]	VSS[124]	AT22
AD16	VSS[46]	VSS[125]	AT26
AE16	VSS[47]	VSS[126]	AT28
AE19	VSS[48]	VSS[127]	AT30
AE24	VSS[49]	VSS[128]	AT32
AE36	VSS[50]	VSS[129]	AT34
AE27	VSS[51]	VSS[130]	AT39
AE29	VSS[52]	VSS[131]	AT42
AE31	VSS[53]	VSS[132]	AT46
AE38	VSS[54]	VSS[133]	AT7
AF4	VSS[55]	VSS[134]	AU24
AF42	VSS[56]	VSS[135]	AU30
AF46	VSS[57]	VSS[136]	AV16
AF5	VSS[58]	VSS[137]	AV20
AF7	VSS[59]	VSS[138]	AV24
AF8	VSS[60]	VSS[139]	AV30
AG19	VSS[61]	VSS[140]	AV38
AG2	VSS[62]	VSS[141]	AV4
AG31	VSS[63]	VSS[142]	AV43
AG48	VSS[64]	VSS[143]	AV8
AH11	VSS[65]	VSS[144]	AW14
AH3	VSS[66]	VSS[145]	AW18
AH38	VSS[67]	VSS[146]	AW2
AH39	VSS[68]	VSS[147]	AW26
AH40	VSS[69]	VSS[148]	AW28
AH42	VSS[70]	VSS[149]	AW32
AH46	VSS[71]	VSS[150]	AW34
AH7	VSS[72]	VSS[151]	AW36
AJ19	VSS[73]	VSS[152]	AW40
AJ21	VSS[74]	VSS[153]	AW48
AJ24	VSS[75]	VSS[154]	AY12
AJ33	VSS[76]	VSS[155]	AY22
AJ34	VSS[77]	VSS[156]	AY28
AK12	VSS[78]	VSS[157]	
AK3	VSS[79]	VSS[158]	

COUGARPOINT\_FCBGA989-D

**U33I**

AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY6	VSS[162]	K30
B11	VSS[163]	K46
B15	VSS[164]	K7
B18	VSS[165]	L18
B23	VSS[166]	L2
B27	VSS[167]	L20
B31	VSS[168]	L26
B35	VSS[169]	L28
B39	VSS[170]	L36
B7	VSS[171]	L48
F45	VSS[172]	M12
BB12	VSS[173]	M16
BB16	VSS[174]	M22
BB20	VSS[175]	M24
BB22	VSS[176]	M30
BB24	VSS[177]	M32
BB28	VSS[178]	M34
BB30	VSS[179]	M38
BB38	VSS[180]	M4
BB4	VSS[181]	M42
BB46	VSS[182]	M46
BC12	VSS[183]	M8
BC18	VSS[184]	N18
BC2	VSS[185]	P30
BC22	VSS[186]	M47
BC26	VSS[187]	P11
BC30	VSS[188]	P18
BC34	VSS[189]	T33
BC36	VSS[190]	P40
BC40	VSS[191]	P43
BC42	VSS[192]	P47
BC48	VSS[193]	P7
BD46	VSS[194]	P2
BN1	VSS[195]	R48
BE22	VSS[196]	T12
BE26	VSS[197]	T31
BE40	VSS[198]	T37
BE44	VSS[199]	T4
BE46	VSS[200]	T46
BE50	VSS[201]	T47
BE52	VSS[202]	T48
BE54	VSS[203]	V11
BE56	VSS[204]	V17
BE58	VSS[205]	V26
BE62	VSS[206]	V27
BD3	VSS[207]	V29
BD4	VSS[208]	V31
BD6	VSS[209]	V36
BD8	VSS[210]	V39
CG17	VSS[211]	V43
CG21	VSS[212]	V7
CG33	VSS[213]	W17
CG44	VSS[214]	W19
CG48	VSS[215]	W2
BH11	VSS[216]	W27
BH15	VSS[217]	W48
BH17	VSS[218]	Y42
BH19	VSS[219]	Y38
BH48	VSS[220]	Y8
H10	VSS[221]	BG29
BH27	VSS[222]	N24
BH31	VSS[223]	A18
BH33	VSS[224]	A47
BH35	VSS[225]	B43
BH39	VSS[226]	BE10
BH43	VSS[227]	BG41
BH7	VSS[228]	G14
D3	VSS[229]	H16
D12	VSS[230]	T36
D16	VSS[231]	BG22
D18	VSS[232]	C22
D22	VSS[233]	AP13
D24	VSS[234]	M14
D26	VSS[235]	AE3
D30	VSS[236]	AE1
D32	VSS[237]	BE16
D34	VSS[238]	BC16
D38	VSS[239]	BG28
D42	VSS[240]	BJ28
D48	VSS[241]	
D8	VSS[242]	
E18	VSS[243]	
E26	VSS[244]	
G18	VSS[245]	
G20	VSS[246]	
G26	VSS[247]	
G28	VSS[248]	
G36	VSS[249]	
G48	VSS[250]	
H12	VSS[251]	
H18	VSS[252]	
H22	VSS[253]	
H24	VSS[254]	
H26	VSS[255]	
H30	VSS[256]	
H32	VSS[257]	
H34	VSS[258]	
F3		

COUGARPOINT\_FCBGA989-D




Security Classification	Compal Secret Data	Compal Electronics, Inc
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title <b>PCH (9/9) VSS</b> Document Number <b>JE50-HR/SJV50-HR M/B Schematics</b> Rev 0.5
Date: Friday, November 05, 2010		Sheet: 21 of 61














Part 5 of 7

Pin	Signal	Value
I23	FBVDD0_0	PEX_IOVDD0_0
I24	FBVDD0_1	PEX_IOVDD0_1
I25	FBVDD0_2	PEX_IOVDD0_2
AA27	FBVDD0_3	PEX_IOVDD0_3
AA31	FBVDD0_4	PEX_IOVDD0_4
AB27	FBVDD0_5	PEX_IOVDD0_5
AB29	FBVDD0_6	PEX_IOVDD0_6
AC27	FBVDD0_7	PEX_IOVDD0_7
AD27	FBVDD0_8	PEX_IOVDD0_8
AE27	FBVDD0_9	PEX_IOVDD0_9
AF28	FBVDD0_10	PEX_IOVDD0_10
AI28	FBVDD0_11	PEX_IOVDD0_11
BI14	FBVDD0_12	PEX_IOVDD0_12
E21	FBVDD0_13	PEX_IOVDD0_13
F21	FBVDD0_14	PEX_IOVDD0_14
G18	FBVDD0_15	PEX_IOVDD0_15
H29	FBVDD0_16	PEX_IOVDD0_16
I21	FBVDD0_17	PEX_IOVDD0_17
J29	FBVDD0_18	PEX_IOVDD0_18
K29	FBVDD0_19	PEX_IOVDD0_19
L14	FBVDD0_20	PEX_IOVDD0_20
M16	FBVDD0_21	PEX_IOVDD0_21
N17	FBVDD0_22	PEX_IOVDD0_22
O17	FBVDD0_23	PEX_IOVDD0_23
P17	FBVDD0_24	PEX_IOVDD0_24
Q22	FBVDD0_25	PEX_IOVDD0_25
R27	FBVDD0_26	PEX_IOVDD0_26
S27	FBVDD0_27	PEX_IOVDD0_27
T27	FBVDD0_28	PEX_IOVDD0_28
U27	FBVDD0_29	PEX_IOVDD0_29
V27	FBVDD0_30	PEX_IOVDD0_30
W27	FBVDD0_31	PEX_IOVDD0_31
X27	FBVDD0_32	PEX_IOVDD0_32
Y27	FBVDD0_33	PEX_IOVDD0_33
Z29	FBVDD0_34	PEX_IOVDD0_34
V34	FBVDD0_35	PEX_IOVDD0_35
W34	FBVDD0_36	PEX_IOVDD0_36
Y27	FBVDD0_37	PEX_IOVDD0_37



**GND**




N12P-GV1-A1\_BGA973

DIS@

N12P-GV1-A1\_BGA973





DIS@



Security Classification		Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	N12P POWER & GND 5/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Rev
				JES0-HR/SJV50-HR M/B Schematics	0.5
				Date: Friday, November 05, 2010	Sheet 26 of 61


# VRAM DDR3 chips (1GB)

64Mx16 DDR3 \*8==>1GB




# VRAM DDR3 chips (1GB)

64Mx16 DDR3 \*8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH








Security Classification	Compal Secret Data	
Issued Date	2010/11/1	Deciphered Date
		2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	N12P DDR3 7/9
Document Number	JE50-HR/SJV50-HR M/B Schematics
Rev	0.5
Date	Friday, November 05, 2010
Sheet	28 of 31






# VRAM DDR3 chips (1GB)


64Mx16 DDR3 \*8==>1GB




### LCD POWER CIRCUIT






### LCD/LED PANEL Conn.




### UMA Only / Optimus



### Discrete ONLY






**UMA Only / OPTIMUS**

16 PCH_CRT_R	PCH_CRT_R	R420	UMA@	1	0.0402 5%	CRT_R
16 PCH_CRT_G	PCH_CRT_G	R424	UMA@	1	0.0402 5%	CRT_G
16 PCH_CRT_B	PCH_CRT_B	R422	UMA@	1	0.0402 5%	CRT_B
16 PCH_CRT_HSYNC	PCH_CRT_HSYNC	R428	UMA@	1	33.0402 5%	CRT_HSYNC
16 PCH_CRT_VSYNC	PCH_CRT_VSYNC	R426	UMA@	1	33.0402 5%	CRT_VSYNC
16 PCH_CRT_CLK	PCH_CRT_CLK	R508	UMA@	1	0.0402 5%	CRT_DDC_CLK
16 PCH_CRT_DATA	PCH_CRT_DATA	R501	UMA@	1	0.0402 5%	CRT_DDC_DATA


**Discrete only**

22 VGA_CRT_R	VGA_CRT_R	R419	DISO@	1	0.0402 5%	CRT_R
22 VGA_CRT_G	VGA_CRT_G	R423	DISO@	1	0.0402 5%	CRT_G
22 VGA_CRT_B	VGA_CRT_B	R421	DISO@	1	0.0402 5%	CRT_B
22 VGA_CRT_HSYNC	VGA_CRT_HSYNC	R427	DISO@	1	0.0402 5%	CRT_HSYNC
22 VGA_CRT_VSYNC	VGA_CRT_VSYNC	R425	DISO@	1	0.0402 5%	CRT_VSYNC
22 VGA_DDC_CLK	VGA_DDC_CLK	R505	DISO@	1	0.0402 5%	CRT_DDC_CLK
22 VGA_DDC_DATA	VGA_DDC_DATA	R501	DISO@	1	0.0402 5%	CRT_DDC_DATA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	0.5
				Date	Sheet
				Friday, November 05 2010	32 of 61








**UMA**

16 PCH_DPB_N0	C220	UMA@	2	0.1U	0402	10V7K	HDMI TX2-
16 PCH_DPB_P0	C281	UMA@	2	0.1U	0402	10V7K	HDMI TX2+
16 PCH_DPB_N1	C283	UMA@	2	0.1U	0402	10V7K	HDMI TX1-
16 PCH_DPB_P1	C282	UMA@	2	0.1U	0402	10V7K	HDMI TX1+
16 PCH_DPB_N2	C287	UMA@	2	0.1U	0402	10V7K	HDMI TX0-
16 PCH_DPB_P2	C286	UMA@	2	0.1U	0402	10V7K	HDMI TX0+
16 PCH_DPB_N3	C285	UMA@	2	0.1U	0402	10V7K	HDMI CLK-
16 PCH_DPB_P3	C284	UMA@	2	0.1U	0402	10V7K	HDMI CLK+

**DIS**

24 VGA_HDMI_TXD2-	C234	DISO@	2	0.1U	0402	10V7K	HDMI TX2-
24 VGA_HDMI_TXD2+	C235	DISO@	2	0.1U	0402	10V7K	HDMI TX2+
24 VGA_HDMI_TXD1-	C237	DISO@	2	0.1U	0402	10V7K	HDMI TX1-
24 VGA_HDMI_TXD1+	C236	DISO@	2	0.1U	0402	10V7K	HDMI TX1+
24 VGA_HDMI_TXD0-	C241	DISO@	2	0.1U	0402	10V7K	HDMI TX0-
24 VGA_HDMI_TXD0+	C240	DISO@	2	0.1U	0402	10V7K	HDMI TX0+
24 VGA_HDMI_TXC-	C239	DISO@	2	0.1U	0402	10V7K	HDMI CLK-
24 VGA_HDMI_TXC+	C238	DISO@	2	0.1U	0402	10V7K	HDMI CLK+



**R03 modify**

HDMI TX2- R589 1 UMA@ 2 680 0402 5% HDMI GND

HDMI TX2+ R594 1 UMA@ 2 680 0402 5%

HDMI TX1- R583 1 UMA@ 2 680 0402 5%

HDMI TX1+ R587 1 UMA@ 2 680 0402 5%

HDMI TX0- R564 1 UMA@ 2 680 0402 5%




HDMI TX0+ R570 1 UMA@ 2 680 0402 5%

HDMI CLK- R573 1 UMA@ 2 680 0402 5%

HDMI CLK+ R560 1 UMA@ 2 680 0402 5%

**INTEL use 680 Ohm for terminationn in DG 1.5**


**NV use 499 Ohm for terminationn**





Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
Title: HDMI Conn			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER JE50-HR/SJV50-HR M/B Schematics			
Date	Friday, November 05 2010	Sheet	34 of 61

### SATA HDD1 Conn.

CL 4.0 mm




### SATA ODD Conn.




Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD & ODD Connector	
Document Number				Rev	
JE50-HR/SJV50-HR M/B Schematics 0.5				Date	
Friday, November 05, 2010				Sheet 34 of 61	







BOTHHAND: S X'FORM\_GST5009-D LF LAN, SP050006B00  
 TIMAG:S X'FORM\_IH-160 LAN , SP050006F00




### LAN Connector



### Card Reader Connector






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	JE50-HR/SJV50-HR M/B Schematics		Rev	0.5
Date:	Friday, November 05 2010	Sheet	36	of	61



Dr-Bios.com



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	RTS5138 Card Reader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER'S COMPANY OR THE U.S. GOVERNMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JE50-HR/SJV50-HR M/B Schematics
				Date	Friday, November 05, 2010
				Sheet	37 of 61

For Wireless LAN




For 3G / GPS


To 3G Module Connect



### USB3.0 Conn.




### USB/B Conn.



### BT Conn.

(Port 11)



Dr-Bios.com

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		JE50-HR/SJV50-HR M/B Schematics	0.5
		File: FriNov 05 2010	Sheet 39 of 61

















### FAN1 Conn



### FAN Stand-Off







### JUSB3 Stand-Off





Dr-B...com






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JE50-HR/SJV50-HR M/B Schematics	0.5
				Date: Friday, November 05, 2010	Sheet 43 of 61



**+3VALW TO +3VALW\_PCH(PCH AUX Power)**




**+5VALW TO +5VALW\_PCH(PCH AUX Power)**




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	DC Interface	
Deciphered Date	2011/11/1	JE50-HR/SJV50-HR M/B Schematics	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		JE50-HR/SJV50-HR M/B Schematics	0.5
		File: Friday, November 05, 2010	Sheet 44 of 61


**+1.05VS\_VTT to +1.05VSDGPU for GPU**





**+1.8VS to +1.8VSDGPU for GPU**



**+1.5VSDGPUH to +1.5VSDGPU for GPU**




















**+3VS to +3VSDGPU for GPU**



Dr-Bios.com

Security Classification	2010/11/1	Compal Secret Data	2011/11/1
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER SERVICE TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title <b>DC Interface</b>			Rev JE50-HR/SJV50-HR M/B Schematics 0.5
Date Fri, Nov 05 2010			Sheet 46 of 61



Pin compare table for support USB remote wakeup or not





	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25

UPD720200AF1-DAP-A\_FBG176-USB30@

Security Classification	2010/11/1	Compal Secret Data	2011/11/1
Issued Date	2010/11/1	Deciphered Date	2011/11/1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title: **USB3.0 PD720200**  
 Document Number: \_\_\_\_\_  
 Date: Friday, November 05, 2010 Sheet 46 of 61



Dr-Bios.com


Security Classification	Compal Secret Data	Compal Electronics, Inc	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY PURCHASING DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		PWR DCIN / Pre-charge	
Document Number		JE50-HR/SJV50-HR M/B Schematic	
Date		Friday, November 05, 2010	
Sheet		47 of 61	

Iada=0~4.74A (90W/19V=4.736A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 4.07A

PC181 and PC182 reserve for EMI Isen solution



**CP mode**  
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$   
 where  $V_{ac1m} = 1.502V$ ,  $I_{input} = 4.07A$


<b>BATT Type</b>	<b>Charging Voltage (0x15)</b>	<b>CV mode</b>	<b>CC=0.6~4.48A</b>
Normal 3S LI-ON Cells	12600mV	12.60V	IREF=0.7224*Icharge IREF=0.43V~3.24V

Ki  
 $V_{chlim} = I_{ref} * (PR374 / (PR372 + PR374))$   
 $= I_{ref} * (100K / (80.6K + 100K))$   
 $= I_{ref} * 0.5537$   
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$   
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$   
 $= 1.3842 * I_{ref}$   
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow Ki = 0.7224$

Kv  
 $R_{internal} = 514K$   $R_{ec} = 3K$   $R_1 = PR379 = 15.4K$   $R_2 = PR381 = 31.6K$   
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$   
 $r = 514K // 514K // 31.6K = 28.14K$   
 $V_{cell} = 0.175 * V_{adj} + 3.99V$   
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$   
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$   
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$   
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv = (4.2 - (4.2 + A * 0.175)) * Kv$   
 $A = V_{ref} * (R / (R + 514K)) = 0.052$   
 $Kv = 9.451$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/1/1	Deciphered Date	2011/1/1	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		JES0-HRS/JV50-HR M/B Schematic 0.5	
Custom	Date	Friday, November 05, 2010	Sheet	48	of 61





Typ: 175mA +3VLP

VF'B=2.0V

VL  
Typ: 175mA



TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)  
(2) SMPS2=375KHZ (+3VALWP)

+3.3VALWP  
Ipeak=5.78A ; 1.2Ipeak=6.94A ; Imax=4.05A  
f=375KHZ, L=4.7UH  
Rdson=15~18m ohm  
1/2Delta I = 1/2 \* (19-3) \* (3/19) / (375KHZ\*4.7UH) = 0.716A  
Vlimit=10\*10^-6\*110Kohm/10=0.11V  
Ilimit=0.11/(18m\*1.2)~0.11/(15m)=6.34A~9.13A  
Iocp=7.06A~9.85AA (7.06A>6.94A -> ok) -DVT-


+5VALWP  
Ipeak=7A ; 1.2Ipeak=8.4A ; Imax=4.9A  
f=300KHZ, L=4.7UH, Rentrtp=154k ohm  
Rdson=15~18m ohm  
1/2Delta I = 1/2 \* (19-5) \* (5/19) / (300KHZ\*4.7UH) = 1.306A  
Vlimit=10\*10^-6\*154Kohm/10=0.15V  
Ilimit=0.15/(18m\*1.2)~0.15/(15m)=7.13~10.26A  
Iocp=8.44~11.57A (8.44>8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	JES50-HR/SJV50-HR M/B Schematic
				Date	Friday, November 05 2010
				Sheet	49 of 61


PJP2  
SUYIN\_200275GR008G13GZR



PH1 under CPU botten side :  
CPU thermal protection at 92 degree C  
Recovery at 72 degree C



Change 5VALW to 3VALW on DVT




For 65W adapter==>action 70W , Recovery 54W  
For 90W adapter==>action 97W , Recovery 75W  
For 120W adapter==>action 135W , Recovery 100W

Dr-B

Security Classification	Compal Secret Data	Title	
Issued Date	2010/11/1	PWR-BATTERY CONN/IOTP	
Deciphered Date	2011/11/1	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		JES0-HR/SJV50-HR M/B Schematic	0.5
		Date	Friday, November 05, 2010
		Sheet	30 of 61


39,40,44,46 SYSON



<Vo=1.5V> VFB=0.75V  
 $V=0.75 * (1+10K/10K)=1.5V$   
 $F_{sw}=298KHz$


$C_{out} ESR=15m\ \Omega$   $R_{dson(max)}=5.6\ m\Omega$   $R_{dson(typ)}=4.5\ m\Omega$   
 $I_{peak}=19.53A$ ,  $I_{max}=23.44A$ ,  $I_{ocp}=13.67A$   
 $\Delta I = ((19-1.5) * (1.5/19)) / (L * F_{sw}) = 4.63A$   
 $\Rightarrow 1/2 \Delta I = 2.315A$   
 choose  $R_{cs}=15K$   
 $I_{ocpmax} = ((15K * 11\ \mu A) / 0.0045) + 2.315A = 35.65A$   
 $I_{ocpmin} = ((15K * 9\ \mu A) / (0.0056 * 1.3)) + 2.315A = 23.06A$   
 $I_{ocp}=23.06A \sim 35.65A$

45,54 VGA\_ON




<Vo=1.5V> VFB=0.75V  
 $V=0.75 * (1+10K/10K)=1.5V$   
 $F_{sw}=298KHz$

$C_{out} ESR=15m\ \Omega$   $R_{dson(max)}=5.6\ m\Omega$   $R_{dson(typ)}=4.5\ m\Omega$   
 $I_{peak}=10.4A$ ,  $I_{max}=12.48A$ ,  $I_{ocp}=7.28A$   
 $\Delta I = ((19-1.5) * (1.5/19)) / (L * F_{sw}) = 4.63A$   
 $\Rightarrow 1/2 \Delta I = 2.315A$   
 choose  $R_{cs}=10K$   
 $I_{ocpmax} = ((10K * 11\ \mu A) / 0.0045) + 2.315A = 24.59A$   
 $I_{ocpmin} = ((10K * 9\ \mu A) / (0.0056 * 1.3)) + 2.315A = 15.95A$   
 $I_{ocp}=15.95A \sim 24.59A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/1/1	Deciphered Date	2011/1/1	Title	<b>PWR-+1.5VP/+1.5VSDGPU</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	JE50-HRS/JV50-HR M/B Schematic 0.5		
Date:	Friday, November 05, 2010	Sheet	51	of	61


1.8VSP  
 Ipeak=3.35A ; 1.2Ipeak=4.02 ; Imax=2.345A  
 Vout=0.6\*(1+(20K/10K))=1.8V



<Vo=0.9V> VFB=0.75V  
 V=0.75\*(1+2K/10K)=0.9V  
 Fsw=298KHz  
 Cout ESR=15m ohm Rds(on)(max)=18 mohm Rds(on)(typ)=15 mohm.  
 Ipeak=6A, Imax=4.2A, Iocp=7.2A  
 Delta I=(19-0.9)\*(0.9/19)/(L\*Fsw)=1.31A  
 =>1/2Delta I=0.655A  
 choose Rcs=15K  
 Iocpmax=(15K\*11uA)/0.015+0.655A=11.48A  
 Iocpmin=(15K\*9uA)/(0.018\*1.2)+0.655A=7.27A  
 Iocp=7.27A~11.48A


VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	1	0.75V	No/Yes	No/Yes
1	1	0.65V	No/Yes	No/Yes

Note:Use VCCSA\_SEL to switch High & Low Level for VID[1]  
 (i.e. VCCSA\_SEL) due to the VID[0] is don't care for this setting.




<Vo=1.05V> VFB=0.75V  
 $V=0.75 * (1 + 4.02K/10K) = 1.052V$   
 $Fsw=298KHz$

Cout ESR=15m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.  
 Ipeak=12.866A, Imax=9A, Iocp=15.439A  
 $\Delta I = ((19-1.05) * (1.05/19)) / (L * Fsw) = 3.33A$   
 $\Rightarrow 1/2 \Delta I = 1.665A$   
 choose Rcs=15K  
 $Iocpmax = ((15K * 11uA) / 0.0045) + 1.665A = 37.62A$   
 $Iocpmin = ((15K * 9uA) / 0.0056 * 1.3) + 1.665A = 23.02A$   
 $Iocp = 23.02A \sim 37.62A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	<b>PWR +1.05VS VCCPP/+0.75VSP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Friday, November 05 2010	Sheet	53 of 61
Custom	<b>JE50-HR/SJV50-HR M/B Schematic</b>	Rev			




Switch freq. (RF pin setting)  
 47K ==>450KHz  
 100K ==>390KHz  
 200K ==>350KHz  
 470K ==>300KHz

TPCA8057-H Rds=2.6m/3.2m ohm

Vtrip range ==> 0.2V ~ 3V  
 VFB=0.7V  
 V=0.7\*(1+Rtop/Rbottom)  
 Fsw=350KHz  
 Cout ESR=12m ohm Rdson(max)=3.2 mohm Rdson(typ)=2.6 mohm.  
 Ipeak=41.02A, Imax=28.714A, Iocp=43A  
 Delta I=((19-0.9)\*(0.9/19))/(L\*Fsw)=6.8A  
 =>1/2Delta I=3.4A  
 choose Rcs=75K  
 Iocpmax=((75K\*11uA)/(0.0013))+3.4A=75.52A  
 Iocpmin=((75K\*9uA)/(0.0016\*1.35))+3.4A=48.42A  
 Iocp=48.42A~75.52A

	GPU_VID2	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P8/P12	X	1	1	0.825V(0.827V)	0.825V(0.827V)
P0(Hot)	X	1	0	0.975V(0.982V)	0.90V(0.907V)
P0(Cold)	X	0	1	1.0V(1.024V)	0.925V(0.930V)
	X	0	0	----	----


Security Classification	Compal Secret Data		AP	Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					P5WE0
				Date:	Friday, November 05, 2010
				Sheet	54 of 61





Version change list (P.I.R. List)


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add snubber R=4.7 ohm and C 680 pF	EMI solution	0.2	---	Add SD001470B80 for PR35,PR58,PR60,PR87,PR111, PR133,PR202,PR216,PR234 Add SE074681K80 for PC27,PC44,PC45,PC63,PC85, PC100,PC140,PC154,PC169	2010/10/20	DVT_P5WE0
2	Change boost R from 0 to 2.2 ohm	EMI solution	0.2	---	Change R to SD013220B80 for PR37,PR56,PR57,PR85, PR109,PR132,PR186,PR214,PR233	2010/10/20	DVT_P5WE0
3	Change PL11 and PL12 from SH00000F800 to SH00000M700	Cost saving	0.2	52	Change PL11 and PL12 from SH00000F800 to SH00000M700	2010/10/20	DVT_P5WE0
4	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	Change DCR tolerance to 5%	0.2	55	Change PL18,PL19,PL20,PL21 from SH000005680 to SH00000HK00	2010/10/20	DVT_P5WE0
5	CPU CORE transient compensation	CPU CORE transient compensation	0.2	55	Add PR248, PC160, PC180	2010/10/20	DVT_P5WE0
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
				PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number JE50-HR/SJV50-HR M/B Schematic
				Rev 15
				Date: Friday, November 05, 2010
				Sheet 56 of 61








Dr-Bios.com

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FOUNDRY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	JE50-HR/SJV50-HR M/B Schematics	Revision	0.5
Date	Friday, November 05, 2010	Sheet	88 of 81

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.18	PCH_GPIO71	09/01	SW	For identify VRAM 900 or 800 MHz		0.2
2	P.31	DPST buffer	09/03	HW	Change U1 from NOT gate to Buffer		0.2
3	P.39	EC_MUTE# pull high	09/03	HW	Change EC_MUTE# Pull high from +3VALW to +3VS		0.2
4	P.40	TP Conn. Reverse	09/03	HW	TP Mudule change,so reverse TP pin		0.2
5	P.13	R624 pop @	09/03	HW	Already pull high R655~		0.2
6	P.45	Change Cap from 0.1u to 0.01u	09/03	HW	C696,C368,C717,C718,C695,C366,C697,C401,C370,C369,C715 change to 0.01U Follow Vendor Suggest ..		0.2
7	P.35	Change 0 Ohm to 47 Ohm	09/04	Broadcom	R199,R207,R211,R215,R168,R171,R179,R182,R195,R216,R192 change to 47 Ohm Follow Vendor Suggest ..		0.2
8	P.5		09/17	HW	CPU XDP socket take off		0.2
9	P.40		09/17	HW	TP pin reverse		0.2
10	P.13		09/17	HW	R624 change to 4.7K		0.2
11	P.45		09/17	HW	OCI2B(R313) place @ for BOM		0.2
12	P.33		09/17	HW	HDMI output from PCH (by UMA)		0.2
13	P.35		09/17	HW	switch the LAN MIDI0 and MIDI2 pin		0.2
14	P.17,35,37,38,39,45		09/17	HW	Change IO port PLT_RST# to PLT_RST_BUF#		0.2
15	P.18		09/17	HW	OPTIMUS_EN# pull high, pull low resistor value both change to 10K		0.2
16	P.24		09/20	HW	modify the VRAM strap pin ROM_SI pull low resistor for implement VRAM 900MHz		0.3
17	P.33		09/23	HW	Add R784 and R785 for DDC pull high...		0.3
18	P.44		09/23	HW	Add C818 and C819 for coupling noise from other spare trace...		0.3
19	P.45		09/23	HW	Add R786,R787,R788 and R789 pull down from vendor's suggestion..		0.3
20	P.37		09/23	HW	Add C820,R790 and Q58 for 3G/B and change source voltage from +3VS to +3VALW..		0.3
21	P.45		09/23	HW	Add C821,C822,C823,C824 for +1.5V... and move the PJ26 & PJ27 between 1.5V to 1.5VSDGPUH		0.3
22	P.46		09/24	HW	Change JUSB5 to USB2.0 Conn. Add D34 as ESD Diode for USB3.0		0.3



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>EE P.I.R (1)</b> JE50-HR/SJV50-HR M/B Schematics Rev 0.5 Date: Friday, November 05, 2010 Sheet 08 of 61

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
23	P.41		09/24	HW	Add R791 pull down 22k Ohm to ground Vendor's request...		0.3
24	P.22		09/24	HW	Add D31 to connect to ACIN Vendor's request...		0.3
25	P.36		09/29	HW	Add JP1,JP2 and JP3 for 电源下脚 ESD protection		0.3
26	P.36		09/29	ME	Update the JREAD1 symbol		0.3
27	P.13		09/29	HW	Add R792 follow DG1.5		0.3
28	P.33		09/29	HW	Change HDMI termination R to 680 Ohm		0.3
29	P.44		09/29	HW	Add C825 fro +1.05VSDGPU		0.3
30	P.17,38,45		09/30	HW	Change the M/B to USB port to port 1 Sub/B to port 0 and port 2		0.3
31	P.5		10/04	HW	Add test point for TCK,TMS, TRST#,TDO,TDI		0.3
32	P.17,18		10/04	HW	WWAN_OFF# from GPIO51 to GPIO37 WL_OFF# from GPIO55 to GPIO49		0.3
33	P.17,45		10/04	HW	M/B USB port from port 2 change to port1		0.3
34	P.26		10/04	HW	C1 and C604 chaneg to 470uF		0.3
35	P.36		10/04	HW	Add C827 as DGND and RJ45_GND bridge		0.3
36	P.36		10/04	HW	Change R490,R491,R492 and R493 to 0603 package		0.3
37	P.35		10/04	HW	Chaneg R214 to 0603 package		0.3
38	P.35		10/04	HW	Chaneg R192,R195,R199,R207,R211, R215,R168,R171,R179,R182 to 0 Ohm		0.3
39	P.40		10/04	HW	follow broadcom suggestion,add R496		0.3
40	P.40		10/04	HW	Add keyboard cap for EMI		0.3
41	P.44		10/04	HW	Add C826 for +1.5VSDGPU		0.3
42	P.37		10/05	HW	Add RTS5138 circuit		0.4
43	P.13		10/12	HW	Add D35 ,R799 and C838 for changing the RTC to samll size... and can be charged!!		0.4
44	P.14		10/12	HW	Add CLK_SD_48M for Card Reader 5138		0.4
45	P.24		10/12	HW	Pop R129 follow NV suggestion		0.4
46	P.25		10/12	HW	Pop R82 and De-pop R92 follow NV suggestion		0.4
47	P.25		10/12	HW	Add R800 and R801 10K Ohm pull down follow NV suggestion		0.4
48	P.24		10/12	HW	Change R775,R777,R778 and R779 to GV@		0.4

Security Classification	Compal Secret Data		Title	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Compal Electronics, Inc
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>EE P.I.R (2)</b>
Date: Friday, November 05, 2010				Rev 0.5

