

Orta Block Diagram

Project code: 91.4U101.001
 PCB P/N : 48.4U101.0SA
 REVISION : 06245-SA

PCB Layer Stackup

- L1: Signal 1
- L2: VCC
- L3: Inner Signal 2
- L4: Inner Signal 3
- L5: GND
- L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	ID2V_S0 ID8V_S3

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO


INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	ID2V_S5 2D5V_S0 ID5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT



<Variant Name>

wistron Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **Orta** Rev: SA

Date: Tuesday, December 12, 2006 Sheet: 1 of 46

Dr-Bios.com

SA: 07/31/06 Start

SB change

power team

1.change L7, L9 to 68.1R510.10D

2.changge U12 to 84.04706.037


3.change R66 to 10K ohm

Dr-Bios.com

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CHANGE HISTORY			
Size	Document Number		Rev
A3	Orta		SA
Date:	Tuesday, December 12, 2006	Sheet	2 of 46

- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN




$I_{oh} = 5 \cdot I_{ref}$
 $(2.32mA)$
 $V_{oh} = 0.71V @ 60 \text{ ohm}$

Check SLGO EXT CLK XSL84606 (56 Pin) or XSL84605 (64 Pin) pin to pin compatible with ICS951464

EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operator



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN_ICS951412**

Size A3 Document Number **Orta** Rev SA

Date: Tuesday, December 12, 2006 Sheet 3 of 46





62.10055.111

Dr-Bios.com

<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(1/4)_HyperTransport I/F**

Size: A3	Document Number: Orta	Rev: SA
Date: Tuesday, December 12, 2006	Sheet: 4	of: 46

9 M_A_DQ[63.0]

U52B

M A D063	AA12	MA_DATA63
M A D062	AB12	MA_DATA62
M A D061	AA14	MA_DATA61
M A D060	AB14	MA_DATA60
M A D059	W111	MA_DATA59
M A D058	Y12	MA_DATA58
M A D057	AD13	MA_DATA57
M A D056	AB13	MA_DATA56
M A D055	AD15	MA_DATA55
M A D054	AB15	MA_DATA54
M A D053	AB17	MA_DATA53
M A D052	Y17	MA_DATA52
M A D051	Y14	MA_DATA51
M A D050	W14	MA_DATA50
M A D049	W16	MA_DATA49
M A D048	AD17	MA_DATA48
M A D047	Y18	MA_DATA47
M A D046	AD19	MA_DATA46
M A D045	AD21	MA_DATA45
M A D044	AB21	MA_DATA44
M A D043	AB18	MA_DATA43
M A D042	AA18	MA_DATA42
M A D041	AA20	MA_DATA41
M A D040	Y20	MA_DATA40
M A D039	AA22	MA_DATA39
M A D038	Y22	MA_DATA38
M A D037	W21	MA_DATA37
M A D036	W22	MA_DATA36
M A D035	AA21	MA_DATA35
M A D034	AB22	MA_DATA34
M A D033	AB24	MA_DATA33
M A D032	Y24	MA_DATA32
M A D031	H22	MA_DATA31
M A D030	H20	MA_DATA30
M A D029	E22	MA_DATA29
M A D028	E21	MA_DATA28
M A D027	J19	MA_DATA27
M A D026	H24	MA_DATA26
M A D025	F22	MA_DATA25
M A D024	F20	MA_DATA24
M A D023	C23	MA_DATA23
M A D022	B22	MA_DATA22
M A D021	F18	MA_DATA21
M A D020	E18	MA_DATA20
M A D019	E20	MA_DATA19
M A D018	D22	MA_DATA18
M A D017	C19	MA_DATA17
M A D016	G18	MA_DATA16
M A D015	G17	MA_DATA15
M A D014	F17	MA_DATA14
M A D013	F14	MA_DATA13
M A D012	E14	MA_DATA12
M A D011	H17	MA_DATA11
M A D010	E17	MA_DATA10
M A D09	E15	MA_DATA9
M A D08	H15	MA_DATA8
M A D07	E13	MA_DATA7
M A D06	C13	MA_DATA6
M A D05	H12	MA_DATA5
M A D04	H11	MA_DATA4
M A D03	G14	MA_DATA3
M A D02	H14	MA_DATA2
M A D01	F12	MA_DATA1
M A D00	G12	MA_DATA0

MEMORY INTERFACE

MA0_CLK_H2	Y16
MA0_CLK_L2	AA16
MA0_CLK_L1	E16
MA0_CLK_L0	F16
MA0_CS_L3	V19
MA0_CS_L2	J22
MA0_CS_L1	Y22
MA0_CS_L0	T19
MA0_ODT1	V20
MA0_ODT0	U19
MA_CAS_L	U20
MA_WE_L	U21
MA_RAS_L	T20
MA_BANK2	K22
MA_BANK1	R20
MA_BANK0	T22
MA_CKE1	J20
MA_CKE0	J21
MA_ADD15	K19
MA_ADD14	Y20
MA_ADD13	Y24
MA_ADD12	K24
MA_ADD11	L20
MA_ADD10	R19
MA_ADD9	L19
MA_ADD8	L22
MA_ADD7	L21
MA_ADD6	M19
MA_ADD5	M20
MA_ADD4	M24
MA_ADD3	M22
MA_ADD2	N22
MA_ADD1	N21
MA_ADD0	R21
MA_DQS_H7	W12
MA_DQS_L7	W13
MA_DQS_H6	Y15
MA_DQS_L6	W15
MA_DQS_H5	AB19
MA_DQS_L5	AB20
MA_DQS_H4	AD23
MA_DQS_L4	AC23
MA_DQS_H3	G22
MA_DQS_L3	G21
MA_DQS_H2	C22
MA_DQS_L2	C21
MA_DQS_H1	G16
MA_DQS_L1	G15
MA_DQS_H0	G13
MA_DQS_L0	H13
MA_DM7	Y13
MA_DM6	AB16
MA_DM5	Y19
MA_DM4	AC24
MA_DM3	F24
MA_DM2	E19
MA_DM1	C15
MA_DM0	E12

M A CLK_DDR2# 9
M A CLK_DDR2# 9
M A_CLK_DDR1 9
M_A_CLK_DDR1# 9

M_A_CS3# 8,9
M_A_CS2# 8,9
M_A_CS1# 8,9
M_A_CS0# 8,9

M_A_ODT1 8,9
M_A_ODT0 8,9

M_A_CAS# 8,9
M_A_WE# 8,9
M_A_RAS# 8,9

M_A_BS#2 8,9
M_A_BS#1 8,9
M_A_BS#0 8,9

M_A_CKE1 8,9
M_A_CKE0 8,9

M_A_A[15.0] 8,9

M_A_DQS[7.0] 9

M_A_DQS#7[7.0] 9

M_A_DQS#6[7.0] 9

M_A_DQS#5[7.0] 9

M_A_DQS#4[7.0] 9

M_A_DQS#3[7.0] 9

M_A_DQS#2[7.0] 9

M_A_DQS#1[7.0] 9

M_A_DQS#0[7.0] 9

M_A_DM[7.0] 9

9 M_B_DQ[63.0]

U52C

M B D063	AD11
M B D062	AE11
M B D061	AE14
M B D060	AE14
M B D059	Y11
M B D058	AB11
M B D057	AC12
M B D056	AE13
M B D055	AE15
M B D054	AE16
M B D053	AC18
M B D052	AF19
M B D051	AD14
M B D050	AC14
M B D049	AE18
M B D048	AD18
M B D047	AD20
M B D046	AC20
M B D045	AE23
M B D044	AE23
M B D043	AE20
M B D042	AE20
M B D041	AD22
M B D040	AC22
M B D039	AE25
M B D038	AD26
M B D037	AA25
M B D036	AA26
M B D035	AE24
M B D034	AD24
M B D033	AA23
M B D032	AA24
M B D031	G24
M B D030	G23
M B D029	D26
M B D028	C26
M B D027	G26
M B D026	G25
M B D025	E24
M B D024	E24
M B D023	C23
M B D022	B24
M B D021	C20
M B D020	B20
M B D019	C25
M B D018	D24
M B D017	A21
M B D016	D20
M B D015	D18
M B D014	C18
M B D013	D14
M B D012	C14
M B D011	A20
M B D010	A19
M B D09	A16
M B D08	A15
M B D07	A13
M B D06	D12
M B D05	E11
M B D04	G11
M B D03	B14
M B D02	A14
M B D01	A11
M B D00	C11

MEMORY INTERFACE

MB0_CLK_H2	AE18
MB0_CLK_L2	AE17
MB0_CLK_H1	A17
MB0_CLK_L1	A18
MB0_CS_L3	Y26
MB0_CS_L2	J24
MB0_CS_L1	W24
MB0_CS_L0	U23
MB0_ODT1	W23
MB0_ODT0	W26
MB_CAS_L	V26
MB_WE_L	U22
MB_RAS_L	U24
MB_BANK2	K26
MB_BANK1	T26
MB_BANK0	U26
MB_CKE1	H26
MB_CKE0	J23
MB_ADD15	J25
MB_ADD14	J26
MB_ADD13	W25
MB_ADD12	L23
MB_ADD11	L25
MB_ADD10	U25
MB_ADD9	L24
MB_ADD8	M26
MB_ADD7	L26
MB_ADD6	N23
MB_ADD5	N24
MB_ADD4	N25
MB_ADD3	N26
MB_ADD2	P24
MB_ADD1	P26
MB_ADD0	T24
MB_DQS_H7	AE12
MB_DQS_L7	AE12
MB_DQS_H6	AE16
MB_DQS_L6	AD16
MB_DQS_H5	AE21
MB_DQS_L5	AF22
MB_DQS_H4	AC25
MB_DQS_L4	AC26
MB_DQS_H3	F26
MB_DQS_L3	E26
MB_DQS_H2	A24
MB_DQS_L2	A23
MB_DQS_H1	D16
MB_DQS_L1	C16
MB_DQS_H0	C12
MB_DQS_L0	B12
MB_DM7	AD12
MB_DM6	AC16
MB_DM5	AE22
MB_DM4	AB26
MB_DM3	E25
MB_DM2	A22
MB_DM1	B16
MB_DM0	A12

M_B_CLK_DDR2# 9
M_B_CLK_DDR2# 9
M_B_CLK_DDR1# 9

M_B_CS3# 8,9
M_B_CS2# 8,9
M_B_CS1# 8,9
M_B_CS0# 8,9

M_B_ODT1 8,9
M_B_ODT0 8,9

M_B_CAS# 8,9
M_B_WE# 8,9
M_B_RAS# 8,9

M_B_BS#2 8,9
M_B_BS#1 8,9
M_B_BS#0 8,9

M_B_CKE1 8,9
M_B_CKE0 8,9

M_B_A[15.0] 8,9

M_B_DQS[7.0] 9

M_B_DQS#7[7.0] 9

M_B_DQS#6[7.0] 9

M_B_DQS#5[7.0] 9

M_B_DQS#4[7.0] 9

M_B_DQS#3[7.0] 9

M_B_DQS#2[7.0] 9

M_B_DQS#1[7.0] 9






M_B_DQS#0[7.0] 9

M_B_DM[7.0] 9

Dr-Bios.com





-Core Design-

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU(2/4)_DDR		
Size A3	Document Number Orta	Rev SA
Date: Tuesday, December 12, 2006	Sheet 5	of 46



Place near to CPU

LAYOUT: Place on backside of processor.




<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU(4/4) Power	
Size A3	Document Number	Rev SA
Date: Tuesday, December 12, 2006		Sheet 7 of 46

PARALLEL TERMINATION






Decoupling Capacitor



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


DDR DAMPING & TERMINATION

Title	Document Number		Rev
Size A3	Orta		SA
Date: Tuesday, December 12, 2006	Sheet 8	of	46



NORMAL TYPE

NORMAL TYPE



Dr-BIOS.com

62.10017.A61
High 9.2mm

62.10017.661
Hi 9.2 mm High 5.2mm
Main Source: 62.10017.A61


Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR SO-DIMM SKT

File: _____
Size: _____ Document Number: _____ Rev: SA
Date: Tuesday, December 12, 2006 Sheet 9 of 46

CLAW HAMMER TO NB

NB TO CLAW HAMMER




Dr-Bios.com


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NB-RS690M HT**

Size: A3	Document Number: Orta	Rev: SA
Date: Tuesday, December 12, 2006	Sheet: 10 of 46	





R198--R200 And R219-R220
Close to NB

- 15 TV_DACB
- 15 TV_DACB
- 15 TV_DACA

Change 0919

15 GMCH_RED

15 GMCH_GREEN

15 GMCH_BLUE

DO NOT SUPPORT SIDEPORT MEMORY
DO NOT SUPPORT SERIAL STRAP ROM
DUMMY IT

DISABLE DEBUG MODE
DUMMY IT

16 LDT_STP# >>>

Change 0919

43 STRP_DATA <<<

U53C 3 of 5

CRT/TVOUT

LVDS

PLL PWR

PM

CLOCKS

MIS.

DVO

B22	AVDD	B14	GMCH_TXAOUT0+	14
C22	AVDD	B15	GMCH_TXAOUT0-	14
G17	AVSSN	B13	GMCH_TXAOUT1+	14
H17	AVSSN	A13	GMCH_TXAOUT1-	14
A20	AVDDDI	H14	GMCH_TXAOUT2+	14
B20	AVSSDI	G14	GMCH_TXAOUT2-	14
A21	AVDDQ	D17	TXAOUT3+	14
A22	AVSSQ	E17	TXAOUT3-	14
C21	C	TP16	TPAD30	
C20	Y	TP17	TPAD30	
D19	COMP			
F19	RED	A15	GMCH_TXBOUT0+	14
G19	GREEN	B16	GMCH_TXBOUT0-	14
C6	DACVSYNC	C17	GMCH_TXBOUT1+	14
A5	DACHSYNC	C18	GMCH_TXBOUT1-	14
B21	RSET	B17	GMCH_TXBOUT2+	14
B6	DACSCL	A18	TXBOUT3+	14
A6	DACSDA	B18	TXBOUT3-	14
A10	PLLVD18	TP65	TPAD30	
B10	PLLSS	TP66	TPAD30	
B24	HTPVDD			
B25	HTPVSS			
C10C	SYSRESET#			
C11	POWERGOOD			
C5C	LDTSTP#			
B5	ALLOW_LDTSTOP			
C23	HTTSTCLK			
B23	HTREFCLK			
C2	TVCLKIN			
B11	OSCIN			
A11	PLLVD12			
F2	GFX_CLKP			
E1	GFX_CLKN			
G1	SB_CLKP			
G2	SB_CLKN			
D6	DFT_GPIO0			
D7	DFT_GPIO1			
C8	DFT_GPIO2			
C7	DFT_GPIO3			
B8	DFT_GPIO4			
A8	DFT_GPIO5			
B2C	BMREQ#			
A2	I2C_CLK			
B4	I2C_DATA			
AA15	THERMALDIODE_P			
AB15	THERMALDIODE_N			
C14	TMD5_HPD			
B3	DDC_DATA			
C3	TESTMODE			
A3	STRP_DATA			
D6	DFT_GPIO0			
D7	DFT_GPIO1			
C8	DFT_GPIO2			
C7	DFT_GPIO3			
B8	DFT_GPIO4			
A8	DFT_GPIO5			
B2C	BMREQ#			
A2	I2C_CLK			
B4	I2C_DATA			
AA15	THERMALDIODE_P			
AB15	THERMALDIODE_N			
C14	TMD5_HPD			
B3	DDC_DATA			
C3	TESTMODE			
A3	STRP_DATA			

SB Modify

Change 0920

LAN

MINICARD


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **NB-RS690M_VIDEO/ CLOCK**


Size: A3 Document Number: Orta Rev: SA

Date: Tuesday, December 12, 2006 Sheet: 12 of 46



5 of 5


GROUND



71.RS690.M01
RS690M-GP
U53E

US3D 4 of 5

POWER



71.RS690.M01
RS690M-GP



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **NB-RS690M_POWER**

Size: A3	Document Number: Orta	Rev: SA
Date: Tuesday, December 12, 2006		Sheet 13 of 46




Dr-Bios.com









LCD/INVERTER CONN



LED BD








Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.			
LCD CONN & LED			
File	Document Number	Rev	
	Orta	SA	
Date:	Tuesday, December 12, 2006	Sheet	14 of 46



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRT/TV Connector	
Size	Document Number	Rev	SA
Orta			
Date: Tuesday, December 12, 2006	Sheet 15	of	46

Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: SB600 PCI/CPU/LPC/RTC (1 of 5)



Size: A3
Document Number: Orta
Date: Tuesday, December 12, 2006
Sheet: 16 of 46

Rev: SA



2nd source: 20.D0198.103

PLACE SATA AC DECOUPLING CAPS CLOSE TO SB460









<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **SB600 ACPI/GPIO/SATA/IDE (2 of 5)**

Size A3 Document Number **Orta** Rev SA


Date: Tuesday, December 12, 2006 Sheet 17 of 46



Place near to SB600




Dr-Bios.com





USB

Pair	Device
0	USB1
1	NC
2	USB2
3	FT
4	BLUETOOTH
5	USB3
6	WEBCAM
7	USB4 (Card Reader BD)
8	MINICARD
9	NEW1



11/02,
DUMMY refer to
ATI reference circuit
ver1.1



DUMMY FOR
SB600
VER. A21

71.SB600.00U

Dr-Bios.com

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 AC97/USB**

Size A3 Document Number: **Orta** Rev: **SA**

Date: Tuesday, December 12, 2006 Sheet 19 of 46

19 AC_SDATAOUT
 16,31 PCLK_KBC
 16 CLK33 LPCROM
 18 PCI_CLK0
 16,25 PCLK_PCM




REQUIRED SYSTEM STRAPS

		SB600				
		AC_SDOOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM		
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,25 PCI_AD28
 16,25 PCI_AD27
 16,25 PCI_AD26
 16,25 PCI_AD25
 16,25 PCI_AD24
 16,25 PCI_AD23



DEBUG STRAPS

	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW				USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB600 STRAPPING PIN**



Size: A3 Document Number: Orta Rev: SA

Date: Tuesday, December 12, 2006 Sheet: 20 of 46

SATA HD Connector



ODD Connector



Dr-Bios.com







bom1

緯創資通 Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD and CDROM**

Size: Document Number **Orta** Rev: SA


Date: Tuesday, December 12, 2006 Sheet 21 of 46



BLUETOOTH MODULE




MDC 1.5 CONN



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
USB / MDC / BLUETOOTH			
Title	Document Number	Rev	SA
		Orta	
Date: Tuesday, December 12, 2006	Sheet 22	of	46



CHECK




Pull up for AT24C08 another pull low

PLACE PNP TO CHIP ACAP
CTRL12 PIN TRACE IS 25MIL

PLACE PNP TO CHIP ACAP
CTRL25 PIN TRACE IS 25MIL

LAN_DISABLE connect to GP1050 of KBC

A_RST



CHECK



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MARVELL 88E8052**

Size A3	Document Number	Rev SA
Orta		
Date: Tuesday, December 12, 2006	Sheet 23	of 46

LAN Connector



GIGA Lan Transformer





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
 W/S : 10/100 @ Surface layers
 10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**



Size A3 Document Number **Orta** Rev **SA**

Date: Tuesday, December 12, 2006 Sheet 24 of 46

Dr-Bios.com




Power switch



PWR#, CLKRUN#, IRQSR# and INTA# MUST BE FILLED-UP ON THE MLB.

Dr-Bios.com






CHECK WITH FAE

Dr-Bios.com



<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title OZ711SP1 (2 of 2)		
Size	Document Number	Rev
	Orta	SA
Date: Tuesday, December 12, 2006		
Sheet	26	of 46

PCMCIA Socket

Cardbus I/F



CLOSE TO CHIP



XD
MS / MS PRO
SD / SD IO / MMC

<Variant Name>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCMCIA / 1394 / CARD READER**

Size: Orta

Date: Tuesday, December 12, 2006






Sheet 27 of 46

Mini Card Connector

NEWCARD Connector



Reserve the symbol for bottom side connector







緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

MINI CARD / NEW CARD

Title: **MINI CARD / NEW CARD**
 Size: Document Number
 Date: Tuesday, December 12, 2006
 Sheet: 28 of 46
 Rev: SA

Dr-Bios.com






Dr-Bios.com

-Variant Name-


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.	
Title AZALIA CODEC - ALC268	
Size	Document Number Orta
Date Tuesday, December 12, 2006	Rev SA
Sheet 29	of 46

AUDIO OP AMPLIFIER


KBC_MUTE_GPIO8




LINE IN




Internal Microphone




Internal Speaker



MIC IN



LINE OUT





<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **AUDIO AMP AND JACK**

Size: Document Number Rev: SA

Date: Tuesday, December 12, 2006 Sheet: 30 of 46




Dr-Bios.com



Cover Up Switch


2nd source:20.F00984.002






Check test point



Test Point 放在 Dimm Door 打開可量測處



EMI Bypass cap.




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **BUTTONS / KB / TOUCHPAD**

Size: Document Number Rev: SA

Date: Tuesday, December 12, 2006 Sheet: 32 of 46




TOP VIEW




(BOTTOM VIEW)




GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46




Dr-Bios.com



Dr-Bios.com

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: POWERGOOD&ENABLES(1/2)		
Size: A3	Document Number: Orta	Rev: SA
Date: Tuesday, December 12, 2006	Sheet: 34	of: 46



DXP1:108 Degree
 DXP2:H/W Setting
 DXP3:88 Degree

2.System Sensor,
 Put between CPU and NB.

3.T8 Sensor

1.For CPU Sensor

Thermal Get Setting

		T6	T7
Sencor 1	CPU DTS	98	100
Sencor 2	G792-1 CPU	98	100
Sencor 3	G792-2 System	78	83

HW Thermal Throttling

BL3#

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **G792**



Size: A3	Document Number: Orta	Rev: SA
----------	-----------------------	---------

Date: Tuesday, December 12, 2006 Sheet 35 of 46


CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255





TI TPS51116
1.8V / 0.9V



ISL6268_1D2V



ISL6268_VGA_CORE



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**


Size: A3 Document Number: Orta Rev: SA


Date: Tuesday, December 12, 2006 Sheet: 36 of 46

CPU_VCORE
 VID=1.20V(25W)/1.15V(35W)
 I_{omax}=21A(25W)/35A(35W)
 OCP=40A~45A



TABLE 1. VOLTAGE IDENTIFICATION CODES

VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	0	1	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	1	0	0	0	0	1.175
0	1	0	0	0	1	1.150
0	1	0	0	1	0	1.125
0	1	0	0	1	1	1.100
0	1	0	1	0	0	1.075
0	1	0	1	0	1	1.050
0	1	0	1	1	0	1.025
0	1	0	1	1	1	1.000
0	1	1	0	0	0	0.975
0	1	1	0	0	1	0.950
0	1	1	0	1	0	0.925
0	1	1	0	1	1	0.900
0	1	1	1	0	0	0.875
0	1	1	1	0	1	0.850
0	1	1	1	1	0	0.825
0	1	1	1	1	1	0.800
1	0	0	0	0	0	0.775
1	0	0	0	0	1	0.750
1	0	0	0	1	0	0.725
1	0	0	1	0	0	0.700
1	0	0	1	0	1	0.675
1	0	1	0	0	0	0.650
1	0	1	0	0	1	0.625
1	0	1	1	0	0	0.600
1	0	1	1	0	1	0.575
1	0	1	1	1	0	0.550
1	0	1	1	1	1	0.525
1	1	0	0	0	0	0.500
1	1	0	0	0	1	0.475
1	1	0	0	1	0	0.450
1	1	0	0	1	1	0.425
1	1	0	1	0	0	0.400
1	1	0	1	0	1	0.375
1	1	0	1	1	0	0.350
1	1	0	1	1	1	0.325
1	1	1	0	0	0	0.300
1	1	1	0	0	1	0.275
1	1	1	0	1	0	0.250
1	1	1	0	1	1	0.225
1	1	1	1	0	0	0.200
1	1	1	1	0	1	0.175
1	1	1	1	1	0	0.150
1	1	1	1	1	1	0.125
1	1	1	1	1	1	0.100
1	1	1	1	1	1	0.075
1	1	1	1	1	1	0.050
1	1	1	1	1	1	0.025
1	1	1	1	1	1	0.000






VCC_CORE_S0



CYNTEC 1004
RDC= 1.05 +-5% , Idc=30A , Isat = 60A




Dr-Bios.com

<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
Title	CPU Vcore Power_2	
Size	Document Number	Rev
A3	Orta	SA
Date: Tuesday, December 12, 2006	Sheet 38 of 46	

Aux Power


3D3V_AUX_S5



Dr-Bios.com

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
3D3V AUX			
Size	Document Number	Rev	
A3		Orta	SA
Date:	Tuesday, December 12, 2006	Sheet	39 of 46



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --- AC
 DETECT

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
 Adaptor is 90W/19V : I_LIMIT = 4.02A (85%)

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

<Core Design>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER ISL6225**


Size A3 Document Number **Orta** Rev **SA**

Date: Tuesday, December 12, 2006 Sheet 40 of 46

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR




Dr-Bios.com

Title		AD/BATT CONN	
Size	Document Number	Rev	
A3		SA	
Date:	Tuesday, December 12, 2006	Sheet	41 of 46

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



I_{omax}=5A
OCP>10A





Nippon Chemi-Con Al Cap.
6D3V, F61
ESR=10mohm.

NEC 220uF Al Cap.
6D3V, V Size
ESR=25mohm

Maximum current:5A
If LIR=0.35
 $\Delta I = 5 \times 0.35 = 1.75A$
 $V_{in} = 20V; F_{sw} = 400K$
 $L \sim 3.3\mu H$

OCP: 5x2=10A
 $I_{ocp} = 10 - (1.75/2) \sim 9.125A$
 $V_{th} = 9.125A \times 24m\Omega = 219mV$
 $R(I_{lim}) = (219mV \times 10) / 5uA$
 $\sim 438K \rightarrow 442K$









Maximum current:5A
If LIR=0.35
 $\Delta I = 5 \times 0.35 = 1.75A$
 $V_{in} = 20V; F_{sw} = 500K$
 $L \sim 2.2\mu H$

OCP: 5x2=10A
 $I_{ocp} = 10 - (1.75/2) \sim 9.125A$
 $V_{th} = 9.125A \times 24m\Omega = 219mV$
 $R(I_{lim}) = (219mV \times 10) / 5uA$
 $\sim 438K \rightarrow 442K$





Dr-Bios.com

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ISL6236 5V 3D3V	
File	Document Number
Size A3	Orta
Date: Tuesday, December 12, 2006	Rev SA
Sheet 42	of 46




$$Vout = 0.758V * (R1 + R2) / R2$$



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2



STRP_DATA	1D2V(VCC_NB)
0	1.0
1	1.2





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51124 1D8V 1D2V

Size: A3 Document Number: Orta Rev: SA

Date: Tuesday, December 12, 2006 Sheet 43 of 46




Dr-Bios.com


<Core Design>

Title		2D5V/1D5V/0D9V	
Size	Document Number	Rev	SA
A3	Orta		
Date:	Tuesday, December 12, 2006	Sheet	44 of 46

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Run Power



Add as ATI suggestion


Power On Logic

<Core Design>


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			PWR CTL LOGIC / PWR PLANE		
Size	Document Number		Rev		SA
A3	Orta				
Date:	Tuesday, December 12, 2006	Sheet	45	of	46


Dr-Bios.com




DUMMY in SA




34.42Y01.001




34.42Y01.001




34.4G502.001




34.4G502.001



34.42Y01.001




34.39S07.001




34.49U26.001


34.49U26.001




34.39S07.001



34.39S07.001




34.39S07.001







34.39S07.001


34.39S07.001




34.42Y01.011




BOT (MDC) 34.42Y01.011












BOT (CPU) 34.42Y01.011



BOT (SB) 34.42Y01.011



BOT (MINI CARD) 34.4G502.001



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **Orta** Rev: SA

Date: Tuesday, December 12, 2006 Sheet 46 of 46

