

Brook_BH_ULT

Schematics Document

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Cover Page	
Size A4	Document Number Brook_BH	Rev -1M	
Date: Wednesday, February 04, 2015	Sheet 1	of	106

Dr-Bios.com

BROOK ULT Board Block Diagram

Project code : 4PD04X010001
 PCB P/N : 14276
 Revision : -1M




CHARGER		HPA02224	44
INPUTS	OUTPUTS		
DCBATOUT	BT+		
SYSTEM DC/DC		RT6575B	45
INPUTS	OUTPUTS		
DCBATOUT	5V_S5	3D3V_S5	
CPU DC/DC		RT6575B	46-47
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE		
SYSTEM DC/DC		TPS51716	48
INPUTS	OUTPUTS		
DCBATOUT	1D05V_S0		
SYSTEM DC/DC		RT8231	49
INPUTS	OUTPUTS		
DCBATOUT	1D35V_S3		
SYSTEM LDO		S13390D15	51
INPUTS	OUTPUTS		
3D3V_S5	1D3V_S5		

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
緯創資通			
Block Diagram			
Title	Document Number	Rev	
Size Custom	Brook BH	-1M	
Date: Wednesday, February 04, 2015	Sheet 2	of 106	

DI-BIOS.COM



Layout Note:

- SM_RCOMP trace width=12~15mil
- Isolation Spacing: 20mil
- Total trace length<500mil

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (THERMAL/CLOCK/PM)		
Size A4	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 4 of	106



Dr-Bios.com

SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	
CFG4	1:Disable 0:Enable



Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"> • CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. • PCI Express* Static x16 Lane Numbering Reversal. • CFG[4]: eDP enable <ul style="list-style-type: none"> - 1 = Disabled - 0 = Enabled • [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands. 	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:


- RSVD - these signals should not be connected
- RSVD_TP - these signals should be routed to a test point
- RSVD_NCTF - these signals are non-critical to function and may be left unconnected

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (CFG)			
Size Custom	Document Number		Rev
	Brook BH		-1M
Date: Wednesday, February 04, 2015	Sheet	6	of 106

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (VCC CORE)	
Size Custom	Document Number Brook BH
Date: Wednesday, February 04, 2015	Rev -1M
Sheet 7	of 106


SSID = CPU

HDMI

57 HDMI_DATA_CPU_N2 <<<
 57 HDMI_DATA_CPU_P2 <<<
 57 HDMI_DATA_CPU_N1 <<<
 57 HDMI_DATA_CPU_P1 <<<
 57 HDMI_DATA_CPU_N0 <<<
 57 HDMI_DATA_CPU_P0 <<<
 57 HDMI_DATA_CPU_N3 <<<
 57 HDMI_DATA_CPU_P3 <<<

56 DDI_VGA_DATA_CPU_N0 <<<
 56 DDI_VGA_DATA_CPU_P0 <<<
 56 DDI_VGA_DATA_CPU_N1 <<<
 56 DDI_VGA_DATA_CPU_P1 <<<

DP to Display Port



EDP_TXN0 C45 <<< eDP_TX_CPU_N0 55
 EDP_TXP0 B46 <<< eDP_TX_CPU_P0 55
 EDP_TXN1 A47 <<< eDP_TX_CPU_N1 55
 EDP_TXP1 B47 <<< eDP_TX_CPU_P1 55
 EDP_TXN2 C47 <<< eDP_TX_CPU_N2 55
 EDP_TXP2 C46 <<< eDP_TX_CPU_P2 55
 EDP_TXN3 A49 <<< eDP_TX_CPU_N3 55
 EDP_TXP3 B49 <<< eDP_TX_CPU_P3 55
 EDP_AUXN A45 <<< eDP_AUX_CPU_N 55
 EDP_AUXP B45 <<< eDP_AUX_CPU_P 55
 EDP_RCOMP D20 <<< EDP_RCOMP
 EDP_DISP_UTIL A43 <<<

eDP

eDP x4 reserve

1V_VCOMP_OUT

R801
24D9R2F1L-GP



Layout Note:

Design Guideline:
 EDP_COMP keep routing length max 100 mils.
 Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP)		Rev -1M
Size A4	Document Number Brook BH	
Date: Wednesday, February 04, 2015	Sheet 8 of 106	

Dr-Bios.com

1D35V_CPU_VDDQ_S3


Power current=3A




For Intel Recommend EE Part

1V_CPU_CORE


Power current=40A




1V_CPU_CORE



1V_CPU_CORE



1V_CPU_CORE



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

Document Number

Rev

A4

Brook BH

-1M

Date:

Wednesday, February 04, 2015

Sheet

10






of

106







Dr-Bios.com

擺放電容的位置請參考 Page 21, 每個位置如下

MAX: 3.074A




MAX: 0.285A



Brook_BH

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: CPU (Power CAP2)		
Size: Custom	Document Number: Brook BH	Rev: -1M
Date: Wednesday, February 04, 2015	Sheet 11 of 106	








Note:
 If SA0 DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0 DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

SODIMM Memory Connectivity and Topology
 ODT Signal Connectivity and Support
 For DDR3L SODIMM designs, Intel recommends ODT signals not to be routed between CPU and DIMM on platform, leave ODT at CPU as no-connect (open), and tie DIMM ODT to VDDQ through FET and resistor. The reason for this additional ODT-control circuitry on the platform is to save power dissipation by turning off VDDQ to VTT during low power states, as ODT signal is terminated to VTT through RTI on SODIMM. The ODT value for DDR3L SODIMM 1-SPC platform will be encoded in the write command and use RTI_NOM = Off and RTI_WR = (60,120) Ohm.
 • CPU ODT output would be NOCON
 • SODIMM ODT input should be tied to VDDQ through a FET and a resistor to support low power states.




Layout Note:
 Place these Caps near SO-DIMMA.
SODIMM A DECOUPLING




5.13 VREF_CA >>> VREF CA
 4.13 DDR3_DRAMRST# >>> VREF_DQ0
 0D675V_VREF_S0 >>> VREF_DQ0

EXT_DQS_204P_S0
 DDR3_204P_283-GP-U
62.10024.S61
2ND = 62.10024.M51
3RD = 62.10024.Q71
4TH = 62.10017.L21





Note:
 SO-DIMMB SPD Address is 0x44
 SO-DIMMB TS Address is 0x34




SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:
 Place these Caps near SO-DIMMB.



Place these caps close to VTT1 and VTT2.



Dr-Bios.com

Wistron Confidential document, Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hein Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **DDR3-SODIMM2**

Size	Document Number	Rev
Custom	Brook_BH	-1M

Date: Wednesday, February 04, 2015 Sheet 13 of 106



11/19 pull high DDPB_CTRLCLK & DATA



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(EDP SIDE BAND/GPIO/DDI)**


Size: A4 | Document Number: **Brook BH** | Rev: **-1M**

Date: Wednesday, February 04, 2015 | Sheet 15 of 106

Dr-Bios.com

USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port2
3	USB3.0 Port3
4	BT
5	TOUCH SCREEN
6	CCD
7	Card Reader



USB port0
USB port1
USB port2
USB port3
BT
TOUCH SCREEN
CCD
Card Reader

USB 3.0 port0
USB 3.0 port1

Layout Note:

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing: 15mil
3. Total trace length<500mil

Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Dr-Bios.com

Title		CPU (PCI/USB)	
Size	Document Number	Rev	
A3		Brook BH	
Date:	Wednesday, February 04, 2015	Sheet	16 of 106



Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



Cloes to CPU

Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission










Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DMI/FDI/PM)**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 17 of 106



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH







緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCI-E/SMBUS/CLOCK/CL)**

Size: A3 Document Number: **Brook_BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 18 of 106

Dr-Bios.com



Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A





Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (RTC/LPC/SATA/HDA)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 19 of 106



GSPI0_MOST_BBSO_R(SSD_PWR)	
PU	RESERVED
PD	SPI BUS



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (GPIO/MISC)**


Size A3	Document Number	Rev
	Brook BH	-1M

Date: Wednesday, February 04, 2015 Sheet 20 of 106

Dr-Bios.com

Notes:

1. Required only on external SUS.
2. Placeholder. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (POWER1)		
Size	Document Number				Rev
A3					-1M
Date:	Wednesday, February 04, 2015	Sheet	21	of	106

Dr-Bios.com






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	Brook BH		-1M
Date:	Wednesday, February 04, 2015	Sheet	22 of 106

Dr-Bios.com



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 23 of 106



INT_VEN_ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
5A	100.0 K	10.0 K	3.000 V	3.005 V	>= 2.875 V
5B	100.0 K	20.0 K	2.750 V	2.789 V	>= 2.616 V
5C	100.0 K	33.0 K	2.481 V	2.493 V	>= 2.363 V
5I	100.0 K	47.0 K	2.245 V	2.269 V	>= 2.123 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.017 V	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.883 V	>= 1.758 V
Reserved for project use	100.0 K	1.650 V	1.650 V	1.667 V	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.374 V	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.220 V	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.062 V	>= 0.924 V

ADT_TYPE_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.300 V		>= 3.000 V
90W	100.0 K	N/A	0.000 V		< 0.150 V
30W	100.0 K	100.0 K	0.300 V	0.305 V	>= 0.425 V
45W	20.0 K	100.0 K	0.550 V	0.559 V	>= 0.684 V
120W	33.0 K	100.0 K	0.816 V	0.831 V	>= 0.937 V
135W	47.0 K	100.0 K	1.055 V	1.070 V	< 1.177 V
150W	64.9 K	100.0 K	1.299 V	1.315 V	>= 1.368 V
Reserved	76.8 K	100.0 K	1.433 V	1.450 V	>= 1.565 V
Reserved	100.0 K	100.0 K	1.650 V	1.667 V	< 1.842 V

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH!

SPI ROM Equal length need to less than 500mil

SPI FLASH ROM (8M byte)
 1ST= 072.02564.0001 (AMIC A25LQ64M)
 2ND=072.25B64.0001 (Gigadevice GD25B64BSIGR)

purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
 72.25647.00A (MXIC MX25L6473EM2I)







Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)

Parameter	Segment	Stackup	Unit	Routing Recommendation
Resistor	R1		ohm	15
	R2		ohm	1k
	R3		ohm	33

Notes:
 1. SPI_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
 2. Place R1 closer to driver side to effectively damping the undershoot and overshoot.
 3. All TPM branches/connections (TPM_MOSI, TPM_MISO, TPM_CLK, and PCH_CS2#) can be left as NC if SPI TPM is not implemented.



SSID = RBAT



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission






Brook_BH

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash(KBC+PCH)/RTC**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 25 of 106



Dr-Bios.com


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title	Thermal 7718/Fan Controller P2793	
Size	Document Number	Rev
A3	Brook BH	-1M
Date: Wednesday, February 04, 2015	Sheet 26	of 106

SSID = AUDIO







Width > 40mil, to improve Headphone Crosstalk noise
Change it to sharp will be better.
Add 2 vias (>0.5A) when trace layer change.

SSID = AUDIO Speaker



Combo Jack



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **Audio Jack**
 Size A3: Document Number: **Brook BH**
 Date: Thursday, February 12, 2015 Sheet 29 of 106




Dr-Bios.com

11 / 30 SB





For RTL8111G(S)
 * Place C3121 to C3124 close to each VDD10 pin--3, 8,

C3124: close to Pin8
 C3125 close to Pin30
 C3126: close to Pin3
 C3127: close to Pin22






C3108: close to Pin32
 C3107: close to Pin11 (RTL8111 only)






Dr-Bios.com


SSID = LAN



022.10001.00F1
2nd = 022.10001.0F21







12/23 修改家電下鄉 PD



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	(LAN+VGA) CONNECTOR		
Size A3	Document Number	Rev -1M	
Date: Wednesday, February 04, 2015	Sheet 32	of	106



89	SD_CLK >>	SD_CLK
89	SD_CMD >>	SD_CMD
89	SD_WP >>	SD_WP
89	SD_CD# >>	SD_CD#
89	SD_DATA0 >>	SD_DATA0
89	SD_DATA1 >>	SD_DATA1
89	SD_DATA2 >>	SD_DATA2
89	SD_DATA3 >>	SD_DATA3

AFTP TESTPOINT

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichü, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader CONN (Reserved)**

Size A3	Document Number	Rev
	Brook BH	-1M
Date: Wednesday, February 04, 2015	Sheet 33	of 106


Dr-Bios.com




Low Active 2A

2nd = 074.00524.0C9F
3rd = 074.22802.0A9F


074.06288.009B




68.01012.201
2nd = 68.00396.001
3rd = 69.10118.001



75.01045.073
2nd = 075.00550.0071
3rd = 75.01045.073




75.01045.073
2nd = 075.00550.0071
3rd = 75.01045.073



75.09904.07C
2nd = 75.00005.C7C
3rd = 075.01256.007C


11/18 SB Change to 5V_S5



22.10339.571

USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



AFTP TESTPOINT

- USB30 TX_CON P1 >>> USB30_TX_CON_P1 89
- USB30 TX_CON N1 >>> USB30_TX_CON_N1 89
- USB_CON_PP0 >>> USB_CON_PP0 89
- USB30 RX_CPU P1 >>> USB30_RX_CPU_P1 16.89
- USB30 RX_CPU N1 >>> USB30_RX_CPU_N1 16.89
- USB30 TX_CON P2 >>> USB30_TX_CON_P2 89
- USB30 TX_CON N2 >>> USB30_TX_CON_N2 89
- USB_CON_PP1 >>> USB_CON_PP1 89
- USB30 RX_CPU P2 >>> USB30_RX_CPU_P2 16.89
- USB30 RX_CPU N2 >>> USB30_RX_CPU_N2 16.89


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB 3.0		
Size A3	Document Number	Rev
	Brook BH	-1M
Date: Tuesday, February 10, 2015	Sheet 35 of	106

Dr-Bios.com



20150115 -1

Device Control Pins

Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH	0	0	0	X
CDP	1	1	1	1
SDP2	1	1	1	0
SDP1	1	1	0	X
	0	1	0	X
DCP_SHORT	1	0	0	X
DCP_DIVIDER	1	0	1	X
	0	0	1	0
DCP_Auto	0	1	1	X

3. Electrical Safety for USB3.0 Port

2.0 A \leq Measurement value \leq 2.2 A : Pass

1.9 A \leq Measurement value $<$ 2.0 A or 2.2 A $<$ Measurement value \leq 2.4 A : Marginal

If this result is "Marginal", 4 more samples (Total 5 samples) must be measured for each port.

And it must be confirmed that the values of 5 samples can meet our requirement (1.9 A - 2.4 A).







Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title USB Charger		
Size A3	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 36 of 106	




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
PCIE to USB		
Size B	Document Number	Rev
	Brook BH	-1M
Date: Wednesday, February 04, 2015	Sheet 37	of 106




20141013 Rober




for Broadwell 3D Camera



Preserve schematic



3D_Camera
20.K0329.010



20140926 change to low enable by Brian


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title USB Redriver		
Size A3	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 38	of 106

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		DS3	
Size A4	Document Number	Rev -1M	
Date	Wednesday, February 04, 2015	Sheet	39 of 106

Dr-Bios.com



Power Sequence



ANNIE Run Power




Discharge circuit




Dr-Bios.com


Battery Reset



Battery Connector




Battery Insert



ANNIE solution

Adaptor in to generate DCBATOUT



Dr-Bios.com






Brook_BH

<p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title: DCIN JACK&BATT CONN</p>	
Size: A3	Document Number: Brook BH
Date: Thursday, February 05, 2015	Sheet 43 of 106
<p>Rev: -1M</p>	

SSID = Charger

2m	PM_STP_A1	Adapt. Count	AC Protection (65+1208)	AC Protection Count	PR404	Count %	R1	R2
45W	AC+Battery	High	7.1	1028	7142	20.8%	105K	4.2
45W	AC+Battery	High	3.7	1028	2474	20.8%	105K	6.04
45W	AC+Battery	High	3.42	1028	1488	14.4%	105K	6.04
45W	AC+Battery	High	4.74	1028	4384	42.6%	105K	6.04
90W	AC+Battery	High	5.5	1028	4490	43.6%	110K	11
90W	AC+Battery	High	7.1	1028	7332	71.4%	110K	11

	45W	90W
PR4404	20m(64.R0205..7FL)	10m(64.R0105..7FL)
PR4407	60.4K(64.60425..6D)	50.4K(64.60425..6D)
PR4401	100K(64.10035..L3)	100K(64.10035..L3)



adapter 65W and 90W
AC mode (default:120%)
set up the value by PR4401 and PR4407


add PR4838/PR4437
2011.0817

Deglitch Time Setting
125K -> Deglitch time : 5us
375K -> Deglitch time : 15us

Battery OVP setting

Battery UVP setting

Battery OVP setting



Charger Current=1.4~3.6A
CVNTEC. 7*7*3
DCR: 37~40mOhm
I_{dc} : 5.5 A , I_{sat} : 10A

68.4R71C.10K
2nd = 68.4R710.20D

DC_PROTECT

Battery I Sense

Battery OCP setting

Battery UVP setting

Battery OVP setting

Battery OVP setting

Battery OVP setting

Battery OVP setting

Battery OCP	R3	R4
6 Cell (3S2P)	7A	105K
4 Cell (4S1P)	4A	165K
Battery UVP	R5	R6
6 Cell (3S2P)	9V	165K
4 Cell (4S1P)	12V	110K
Battery OVP	R7	R8
6 Cell (3S2P)	13.2V	90.9K
4 Cell (4S1P)	17.6V	51.1K

Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
2F, 88, Sec.1, Hsin-Ta Hsu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.

CHARGER HPA02224
Brook BH

Rev: 44 of 155



SSID = PWR.Plane.Regulator_3p3v5v







Figure 6. RT6575B Timing




11/18 R4913 and R4914 need to change R4513and R4514



Dr-Bios.com

SSID = CPU.Regulator

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4612	75K	75K	OCF
PR4607	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **T51624 CPUCORE(1/2)**

Size: Custom Document Number: Brook BH Rev: -1M

Date: Wednesday, February 04, 2015 Sheet: 46 of 106

Dr-Bios.com











Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51624 CPU CORE(2/2)		
Size	Document Number	Rev
B	Brook BH	-1M
Date:	Wednesday, February 04, 2015	Sheet 47 of 106



VID vs Vref Table
VID Logic-High => Vref = 0.675 V
VID Logic-Low => Vref = 0.75 V
note. Vref can only be changed from 0.675v to 0.75v after power-on

7.40.51 1D05V_S0_PWRGD

PWR_DCBATOUT_1D05V

PWR_1D05V_PG

PWR_1D05V_TON

PWR_1D05V_S5_EN

PWR_1D05V_S3_EN


VLD0IN_1D05

17.24.40.51 PM_SLP_S3#

PWR_1D05V_S5_EN

PWR_1D05V_S3_EN

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D05V(SY8208D)**

Size A3	Document Number	Rev -1M
Date: Thursday, February 05, 2015	Sheet 48 of 106	

Dr-Bios.com

RT8231 for VDDQ




+0.675VS
Iomax: 1.2A

Close to output cap pin1, not inside of the output cap
 $V_{out} = 0.675 \times (1 + R1/R2)$
 $= 0.675 \times (1 + 20/20)$
 $= 1.35$

Dr-Bios.com

TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D5V_S0 SYW232			
Size Custom	Document Number		Rev
	Brook BH		-1M
Date:	Wednesday, February 04, 2015	Sheet 51 of	106

Main Func = LCD



Pin count		EDP 4Lans+CCD
1		GND
2		eDP_AUX_CON_P
3		eDP_AUX_CON_N
4		GND
5		eDP_TX_CON_P0
6		eDP_TX_CON_N0
7		GND
8		eDP_TX_CON_P1
9		eDP_TX_CON_N1
10		GND
11		eDP_TX_CON_P2
12		eDP_TX_CON_N2
13		GND
14		eDP_TX_CON_P3
15		eDP_TX_CON_N3
16		eDP_HPD_CON
17		LCDVDD(3V)
18		LCDVDD(3V)
19		LCDVDD(3V)
20		LCDVDD(3V)
21		TOUCH_DET#
22		TOUCH_GND/ TOUCH_RST
23		TOUCH_EN/ TOUCH_INT
24		Touch_PWR(3V/5V)
25		USB_PP6/ SCL
26		USB_PP6/ SDA
27		3D3V_CAMERA_S0
28		USB_CAMERA_P
29		USB_CAMERA_N
30		GND
31		GND
32		GND
33		GND
34		GND
35		GND
36		GND
37		DCBATOUT_LCD
38		DCBATOUT_LCD
39		DCBATOUT_LCD
40		DCBATOUT_LCD




Inverter Power




T-COM Power



Camera Power



Touch panel Power



USB_CON_PP6	USB_CON_PP6	89
USB_CON_PN6	USB_CON_PN6	89
TS_USB_CON_N	TS_USB_CON_N	89
TS_USB_CON_P	TS_USB_CON_P	89
3D3V_CAMERA_S0	3D3V_CAMERA_S0	89
TOUCH_DET#	TOUCH_DET#	89
TOUCH_S_RST#_R	TOUCH_S_RST#_R	89
TS_S0	TS_S0	89
eDP_TX_CON_P3	eDP_TX_CON_P3	89
eDP_TX_CON_N3	eDP_TX_CON_N3	89
eDP_TX_CON_P2	eDP_TX_CON_P2	89
eDP_TX_CON_N2	eDP_TX_CON_N2	89
eDP_AUX_CON_P	eDP_AUX_CON_P	89
eDP_AUX_CON_N	eDP_AUX_CON_N	89
eDP_TX_CON_P0	eDP_TX_CON_P0	89
eDP_TX_CON_N0	eDP_TX_CON_N0	89
3D3V_LCDVDD_PWR	3D3V_LCDVDD_PWR	89
eDP_TX_CON_P1	eDP_TX_CON_P1	89
eDP_TX_CON_N1	eDP_TX_CON_N1	89
TOUCH_INTR#	TOUCH_INTR#	89
eDP_HPD_CON	eDP_HPD_CON	89
eDP_BLEN_CON	eDP_BLEN_CON	89
eDP_BLCtrl_CON	eDP_BLCtrl_CON	89

AFTP TESTPOINT

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD Connector**











Size A3	Document Number	Rev
	Brook BH	-1M

Date: Thursday, February 12, 2015 Sheet 55 of 106



SSID = Display

VGA RTD2168









SSID = VIDEO

HDMI Level Shifter & Conn

HDMI CONN

Close to HDMI Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


緯創資通 Wistron Corporation
 21F, 98, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

HDMI Level Shifter&Conn
 Brook BH

Title: **HDMI Level Shifter&Conn**
 Document Number: **Brook BH**
 Date: Wednesday, February 04, 2015 Sheet 57 of 106

Dr-Bios.com

SSID = Wireless *Mini Card Connector (802.11a/b/g/n)*



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Mini Card WLAN**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 11, 2015 Sheet 61 of 106

Dr-Bios.com

SSID = mSATA

Mini Card Connector(mSATA)

17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports

The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

Notes:

- For PCIe only application, please refer to the PCIe guidelines for details.
- For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
- For PCIe/SATA muxed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.






Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
MSATA Conn		
Size A3	Document Number	Rev
	Brook BH	-1M
Date: Thursday, February 12, 2015	Sheet 63	of 106

SSID = User.Interface


Power Button_LED





Power STDBY_LED




Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)



Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title			LED Bard/Power Button		
Size	Document Number				Rev
A4	Brook BH				-1M
Date:	Wednesday, February 04, 2015		Sheet	64	of 106

Dr-Bios.com

Internal Touch Pad





I2C Addr. = 0X2C (Synaptics)

Pin Number	Pin Name	Description
1	VDD	Power Supply Voltage
2	PS2_CLK	PS2 Clock
3	PS2_DAT	PS2 Data
4	GND	Ground
5	I2C_DATA	I2C Data
6	I2C_CLK	I2C Clock
7	ATTN	Attention
8	SENSOR_OFF	Sensor Off



- 89 EC_TP_CLK_C <<< EC_TP_CLK_C
- 89 EC_TP_DATA_C <<< EC_TP_DATA_C
- 89 I2C1_DATA_TP <<< I2C1_DATA_TP
- 89 I2C1_CLK_TP <<< I2C1_CLK_TP
- 89 TP_IN#_R <<< TP_IN#_R
- 89 TP_LID_CLOSE# <<< TP_LID_CLOSE#

Internal Keyboard Connector



- KB_LED_DET_R >>> KB_LED_DET_R 89
- KB_LED_PWM_D >>> KB_LED_PWM_D 89

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 65 of 106

Dr-Bios.com



USB_CON_PN2_C >>> USB_CON_PN2_C 89

USB_CON_PP2_C >>> USB_CON_PP2_C 89

USB_CON_PN3_C >>> USB_CON_PN3_C 89

USB_CON_PP3_C >>> USB_CON_PP3_C 89

AFTP TEST POINT

20150112 Rober


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		IO Board	
Size	Document Number	Rev	
A4	Brook BH	-1M	
Date:	Wednesday, February 04, 2015	Sheet	66 of 106

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
Custom

Document Number

Brook BH

Rev


-1M

Date: Wednesday, February 04, 2015

Sheet 67 of

106

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Dubug connector		
Size A4	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 68 of 106	


Dr-Bios.com

SSID = User.Interface

G Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



SDO="H"; address="3Ah"
 *SDO="L"; address="38h"

*CS="H"; mode="I2C"
 CS="L"; mode="SPI"

Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		G-SENSOR	
Size A3	Document Number	Rev	
	Brook BH	-1M	
Date: Wednesday, February 04, 2015	Sheet 69	of 106	




Figure 18-11. GC6 2.0 High-level Signal Connection Concept






3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64	1.0 μ F	X65 0402	1	Under GPU
	4.7 μ F	X65 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3B-256	1.0 μ F	X65 0402	4	Under GPU
	4.7 μ F	X65 0603	2	Near GPU
	10 μ F	X5R 0805	4	Midway between GPU and Power Supply
	22 μ F	X5R 0805	4	Midway between GPU and Power Supply

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/ GB2-64	1.0 μ F	X65 0402	1	Under GPU
	4.7 μ F	X65 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU (DIGITALOUT)**

Size A3 Document Number: **Brook BH** Rev: **-1M**

Date: Thursday, February 05, 2015 Sheet 77 of 106




Table 6-4. Mode E Command Mapping


N16x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	ODT		ODT	
FBx_CMD1			CS1*	
FBx_CMD2	CS0*			
FBx_CMD3	CKE		CKE	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2

N16x DDR3 Mode E	Rank 0		Rank 1	
	RA5*	RA5*	RA5*	RA5*
FBx_CMD11	RA5*	RA5*	RA5*	RA5*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CA5*	CA5*	CA5*	CA5*
FBx_CMD16		ODT		ODT
FBx_CMD17				CS1*
FBx_CMD18		CS0*		
FBx_CMD19		CKE		CKE
FBx_CMD20	R5T	R5T	R5T	R5T
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE*	WE*
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2
FBx_CMD31				
FBx_CMD32				
FBx_CMD33				
FBx_CMD34	DBG0			
FBx_CMD35	DBG1			


Notes:
 1. Not available in G82-64 and G82B-64 packages.
 2. GPU debug pins; not connected to DRAM. See section 6.1.11.

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
G82-64/ G82B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μF X7R 22 μF X5R	0402 0605	2 1	Under GPU Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU


Memory ODTx, CKEx and RST Termination



FBCLK Termination placed near each VRAM at board edge side



CHECK N16 Design guide P.98 Table 6-7



Wistron Confidential document, Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook, BH

緯創資通 Wistron Corporation
 21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **GPU (VRAM I/F)**

Size: A2 Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet: 78 of 106


Table 3-6. NVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 μ F	X6S 0603	10	10	Under GPU
	1 μ F	X6S 0402	4	4	Under GPU
	47 μ F	X5R 0805	1	1	Near GPU
	22 μ F	X5R 0805	1	1	Near GPU
	4.7 μ F	X5R 0805	5	5	Near GPU
	330 μ F	POS 7343	1	1	Near GPU, ESR \leq 6 m Ω



Power current=26A



Power current=60mA



Power current=1.37A

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64 DDR3	0.1 μ F	X7R 0402	2	2
	1 μ F	X7R 0603	2	2
	4.7 μ F	X6S 0603	2	2
	10 μ F	X5R 0805	1	1
	22 μ F	X5R 0805	1	1



CHECK N16 Design guide P.96 6.1.7 GPU Driver Calibration














Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location		
	FBVDDQ	FBVDD			
FBVDD/Q Combined					
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **GPU-VRA1,2 (1/4)**

Size Custom: Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 81 of 106



78.81,83.84 FBA_D[63..0] <<<





Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location	
	FBVDDQ	FBVDD		
FBVDD/Q Combined				
0.1 μF	X7R	0402	2	Under DRAM
1.0 μF	X7R	0603	4	Under DRAM
10 μF	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μF	X7R	0402	4	Under DRAM
1.0 μF	X7R	0603	3	Under DRAM
10 μF	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size Custom: Document Number **Brook BH** Rev **-1M**

Date: Wednesday, February 04, 2015 Sheet 82 of 106

Dr-Bios.com








Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population				
	FBVDDQ	FBVDD	Location		
FBVDD/Q Combined					
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 83 of 106









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location		
	FBVDDQ	FBVDD			
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size: Custom Document Number: **Brook BH** Rev: **-1M**


Date: Wednesday, February 04, 2015 Sheet 84 of 106

Dr-Bios.com



PWM-VID Spec and Component Values

PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	0.6	0.6	0.65	0.9
Vmax	1.2	1.2	1.45	1.15
Vboot	0.875	0.9	0.9	1.028
Voltage Step Vstep	6.25	6.25	25	12.5
Number of Voltage Levels N	96	96	20	20
PWM Frequency F _{PWM}	1.125	1.125	0.676	0.676
PWM Minimum Pulse Width T _{MIN}	9.26	9.26	74	74
VID Transient Time T	<100	<100	<100	<100
Component Value				
R1 (1%)	39	20	39	27
R2 (1%)	39	20	30	7.5
R3 (1%)	1.5	2	3	0
R4 (1%)	30	18	24	6.2
R5 (1%)	1.5	0	3	1.74
C	1.5	2.7	1.8	5.6



Mag. 7.5 X 6.7 X 4.0 mm
 DCR: 1 mohm
 I_{dc}: 45A, I_{sat}: 27A
 DY
 PL8501
 IND-D24UH-2
 68.R2410.101
 2nd = 68.R2410.20A

Design Current
 = 26A
 OCP > 39A

Mag. 7.5 X 6.7 X 4.0 mm
 DCR: 1 mohm
 I_{dc}: 45A, I_{sat}: 27A
 DY
 PL8502
 IND-D24UH-2
 68.R2410.101
 2nd = 68.R2410.20A

77.53371.18L
 2nd = 79.3371V.6CL
 PT8507
 PT8508
 ESR303205VMA-6-GP

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook_BL

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **RT8812A VGA CORE**


Size: Document Number
 Custom: Brook BL
 Date: Wednesday, February 04, 2015 Sheet 85 of 106

Rev: -1M



3D3V_S0 to 3D3V_VGA_S0
 1D05V_S0 to 1D05V_VGA_S0





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCHARGE

Size

A4

Document Number

Brook BH


Rev

-1M

Date: Wednesday, February 04, 2015


Sheet 87 of 106

Dr-Bios.com





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook_BH


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPM (NPCT650)	
Size A4	Document Number Brook BH
Date Wednesday, February 04, 2015	Rev -1M
Sheet 91	of 106

Dr-Bios.com



Intel-Power Up Sequence



HASWELL POWER UP SEQUENCE DIAGRAM




Dr-Bios.com




Dr-Bios.com

PCH SMBus Block Diagram




KBC SMBus Block Diagram




Dr-Bios.com

Thermal Block Diagram




Audio Block Diagram



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook BH		
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title THERMAL/AUDIO BLOCK DIAGRAM		
Size Custom	Document Number Brook BH	Rev -1M
Date: Wednesday, February 04, 2015	Sheet 105 of	106