


31ZY8MB0000  
 ZY8 MB ASSY(DC/GM/MXM)ASSY W/O CPU  
 31ZY8MB0010  
 ZY8 MB ASSY(QC/GM/MXM)ASSY W/O CPU

# ZY8 SYSTEM BLOCK DIAGRAM




SSID: 019F and 019E  
 SVID: 1025


**Quanta Computer Inc.**  
**PROJECT : ZY8**  
**ZY8 Block Diagram**

Size	Document Number	Rev 2A
Date: Tuesday, December 30, 2008	Sheet 1 of 39	

# Clock Generator




## CPU Clock select




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

## SMBus










## Strap table





- Pin 8 : PCI\_0 or CKREQ#\_A selection  
0 = PCI\_0 output  
1 = CKREQ#\_A (Control SRC\_0 & SRC\_2)
- Pin 10 : PCI\_1 or CKREQ#\_B selection  
0 = PCI\_1 output  
1 = CKREQ#\_B (Control LCDCLK & SRC\_4)
- Pin 13 : For Pin 20/21 and 24/25 selection  
0 = LCDCLK & DOT96 for internal graphic (Setting)  
1 = 27M & 27M\_SS & SRC\_0 for external graphic
- Pin 14 : For Pin 53/54 (CPU\_ITP or SRC\_8) selection  
0 = SRC\_8 (Setting)  
1 = CPU\_ITP



Size	Document Number	Rev
	CLOCK GENERATOR	2A
Date:	Tuesday, February 17, 2009	Sheet 2 of 39






VCC:38A (Low power type)  
VCC:47A (Standard type)


VCCP : 2.5A(Supply after VCC Stable)  
4.5A(Supply before VCC Stable)

Intel recommend:  
VCCP (+1.05V): 0.1uf x6pcs



Layout Note:  
Inside CPU center cavity in 2 rows

Intel recommend:  
VCCA (+1.5V): 10uf x1pcs/0.01uf x1pcs







Layout Note:  
Z0=27.4ohm,PU/PD L<1"

**Quanta Computer Inc.**

**PROJECT : ZY8**

Size	Document Number	Rev
		3B
<b>CPU Power</b>		
Date:	Wednesday, February 04, 2009	Sheet 4 of 39

	QCI P/N
Intel Cantiga (G)M	AJ0QV080T06



Dr-Bios.com

**Quanta Computer Inc.**  
**PROJECT : ZY8**  
**GMCH HOST**


Size	Document Number	Rev
		3B

Date: Wednesday, February 11, 2009 Sheet 5 of 39

**Strap table**

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/iHDMI Device Present(Default) 1 = SDVO/iHDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present



**Strap pin**



**NB Thermal trip pin**  
No use Thermal trip NB side can NC.(NB has ODT)

**PM DPRSTP#**  
The Daisy chain topology should be routed from ICH9M to IMVP, then to (GMCH and CPU, in that order).



Pin Name	Strap description	Configuration
M36	RSVD1	
N36	RSVD2	
X33	RSVD3	
X33	RSVD4	
A40	RSVD5	
A40	RSVD6	
A41	RSVD7	
A41	RSVD8	
A41	RSVD9	
X12	RSVD10	
T24	RSVD14	
B31	RSVD15	
M1	RSVD17	
Y21	RSVD20	
B2	RSVD21	
B2	RSVD22	
B2	RSVD23	
B18	RSVD24	
B18	RSVD25	
T24	JTAG TCK	AI34
T18	JTAG TDI	AK34
T25	JTAG TDO	AN35
T21	JTAG TMS	AM35
T20	MCH_BSEL0	T25
T20	MCH_BSEL1	R25
T20	MCH_BSEL2	P20
T19	MCH CFG 3	C25
T19	MCH CFG 4	P24
T19	MCH CFG 5	C25
T19	MCH CFG 6	N24
T19	MCH CFG 7	M24
T19	MCH CFG 8	E21
T14	MCH CFG 9	C23
T17	MCH CFG 10	C24
T22	MCH CFG 11	N21
T17	MCH CFG 12	P21
T22	MCH CFG 13	T21
T22	MCH CFG 14	R20
T13	MCH CFG 15	M20
T15	MCH CFG 16	L21
T15	MCH CFG 17	H21
T15	MCH CFG 18	P23
T15	MCH CFG 19	R28
T11	MCH CFG 20	T28
[14]	PM_SYNC#	B27
[3,12,33]	ICH DPRSTP#	R29
[16]	PM_EXTTS#0	N33
[16]	PM_EXTTS#1	E32
[3,14,33]	DELAY_VR_PWRGOOD	R213
[18]	PLT_RST#	A110
[3,12]	PM_THERMTRIP#	T20
[14,33]	PM DPRSLVR	R32
SG48	NC_1	
SG48	NC_2	
SG48	NC_3	
SG48	NC_4	
SG48	NC_5	
SG48	NC_6	
SG47	NC_7	
SG47	NC_8	
SG47	NC_9	
SG47	NC_10	
SG47	NC_11	
SG44	NC_12	
BH6	NC_13	
BG4	NC_14	
BH5	NC_15	
BG4	NC_16	
BH3	NC_17	
BH2	NC_18	
BG2	NC_19	
BE2	NC_20	
BG1	NC_21	
BE1	NC_22	
BD1	NC_23	
BE1	NC_24	
F1	NC_25	



**Quanta Computer Inc.**  
PROJECT : ZY8  
GMCH DMI

Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: 3B

Date: Wednesday, February 11, 2009 Sheet: 6 of 39



L<0.5", If PCIe not support still connect to +VCC\_PEG

PEG\_COMPI  
PEG\_COMPO

PEG\_RX#\_0  
PEG\_RX#\_1  
PEG\_RX#\_2  
PEG\_RX#\_3  
PEG\_RX#\_4  
PEG\_RX#\_5  
PEG\_RX#\_6  
PEG\_RX#\_7  
PEG\_RX#\_8  
PEG\_RX#\_9  
PEG\_RX#\_10  
PEG\_RX#\_11  
PEG\_RX#\_12  
PEG\_RX#\_13  
PEG\_RX#\_14  
PEG\_RX#\_15

PEG\_RX\_0  
PEG\_RX\_1  
PEG\_RX\_2  
PEG\_RX\_3  
PEG\_RX\_4  
PEG\_RX\_5  
PEG\_RX\_6  
PEG\_RX\_7  
PEG\_RX\_8  
PEG\_RX\_9  
PEG\_RX\_10  
PEG\_RX\_11  
PEG\_RX\_12  
PEG\_RX\_13  
PEG\_RX\_14  
PEG\_RX\_15

PEG\_TX#\_0  
PEG\_TX#\_1  
PEG\_TX#\_2  
PEG\_TX#\_3  
PEG\_TX#\_4  
PEG\_TX#\_5  
PEG\_TX#\_6  
PEG\_TX#\_7  
PEG\_TX#\_8  
PEG\_TX#\_9  
PEG\_TX#\_10  
PEG\_TX#\_11  
PEG\_TX#\_12  
PEG\_TX#\_13  
PEG\_TX#\_14  
PEG\_TX#\_15

PEG\_TX\_0  
PEG\_TX\_1  
PEG\_TX\_2  
PEG\_TX\_3  
PEG\_TX\_4  
PEG\_TX\_5  
PEG\_TX\_6  
PEG\_TX\_7  
PEG\_TX\_8  
PEG\_TX\_9  
PEG\_TX\_10  
PEG\_TX\_11  
PEG\_TX\_12  
PEG\_TX\_13  
PEG\_TX\_14  
PEG\_TX\_15

H44 PEG\_RXN15  
J46 PEG\_RXN14  
L44 PEG\_RXN13  
L40 PEG\_RXN12  
N41 PEG\_RXN11  
P48 PEG\_RXN10  
N44 PEG\_RXN9  
U44 PEG\_RXN8  
T43 PEG\_RXN7  
U43 PEG\_RXN6  
Y43 PEG\_RXN5  
Y48 PEG\_RXN4  
Y36 PEG\_RXN3  
AA43 PEG\_RXN2  
AD37 PEG\_RXN1  
AC47 PEG\_RXN0

H43 PEG\_RXP15  
J44 PEG\_RXP14  
L43 PEG\_RXP13  
L41 PEG\_RXP12  
N40 PEG\_RXP11  
P47 PEG\_RXP10  
N43 PEG\_RXP9  
T42 PEG\_RXP8  
U42 PEG\_RXP7  
Y42 PEG\_RXP6  
W47 PEG\_RXP5  
Y37 PEG\_RXP4  
AA42 PEG\_RXP3  
AD36 PEG\_RXP2  
AC48 PEG\_RXP1  
AD40 PEG\_RXP0

J41 C PEG\_TXN15 C146  
M46 C PEG\_TXN14 C142  
M47 C PEG\_TXN13 C139  
M40 C PEG\_TXN12 C159  
M42 C PEG\_TXN11 C135  
R48 C PEG\_TXN10 C155  
N38 C PEG\_TXN9 C153  
T40 C PEG\_TXN8 C156  
U37 C PEG\_TXN7 C137  
U40 C PEG\_TXN6 C167  
Y40 C PEG\_TXN5 C145  
AA46 C PEG\_TXN4 C174  
AA37 C PEG\_TXN3 C166  
AA40 C PEG\_TXN2 C189  
AD43 C PEG\_TXN1 C195  
AC46 C PEG\_TXN0 C183

J42 C PEG\_TXP15 C141  
L46 C PEG\_TXP14 C147  
M48 C PEG\_TXP13 C138  
M39 C PEG\_TXP12 C161  
M43 C PEG\_TXP11 C134  
R47 C PEG\_TXP10 C152  
N37 C PEG\_TXP9 C149  
T39 C PEG\_TXP8 C154  
U36 C PEG\_TXP7 C136  
U39 C PEG\_TXP6 C165  
Y39 C PEG\_TXP5 C144  
Y38 C PEG\_TXP4 C170  
Y46 C PEG\_TXP3 C162  
AA36 C PEG\_TXP2 C187  
AA39 C PEG\_TXP1 C200  
AD42 C PEG\_TXP0 C188

Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG\_TXP0 becomes PEG\_TXP15, PEG\_TXP1 becomes PEG\_TXP14, PEG\_TXP2 becomes PEG\_TXP13, etc. similarly for PEG\_RXP[15:0] and PEG\_RXN[15:0]

At 11/20 SWAP PCIe TX/RX pin

PEG\_TXN[15:0] [17]

PEG\_TXP[15:0] [17]

R place close to NB


HSync/VSync serial R place close to NB

CRTIREF pull down for IV cantiga 1.02k ohm/F


Dr-Bios.com

Quanta Computer Inc.  
PROJECT : ZY8  
GMCH VGA/PEG  
Size Document Number Rev 3B  
Date: Wednesday, February 11, 2009 Sheet 7 of 39


[16] M\_A\_DQ[63:0]



[16] M\_B\_DQ[63:0]



GMCH (CANTIGA)


 **Quanta Computer Inc.**  
**PROJECT : ZY8**

Size	Document Number	Rev
	<b>GMCH DDR I/F</b>	3B


Date: Wednesday, February 11, 2009 Sheet 8 of 39



Dr-Bios.com





# Dr-Bios.com






CANTIGA\_GM45


CANTIGA\_GM45

Dr-Bios.com


 **Quanta Computer Inc.**  
**PROJECT : ZY8**

Size	Document Number	Rev
	<b>GMCH VSS</b>	3B


Date: Wednesday, February 11, 2009 Sheet 11 of 39



HD Audio




RTC



South Bridge Strap Pin (1/3)




Pin Name	Strap description	Sampled	Configuration	PU/PD	
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.	
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description
			0	0	RSVD
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	0	1	Enter XOR Chain
			1	0	Normal operation(Default)
			1	1	Set PCIE port config bit 1



**Quanta Computer Inc.**  
PROJECT : ZY8

Size Document Number ICH9M HOST Rev 3B


Date: Tuesday, February 10, 2009 Sheet 12 of 39



South Bridge Strap Pin (2/3)


Pin Name	Strap description	Sampled	Configuration	PU/PD									
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0										
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default										
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# R193 *1K_4									
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI_R R200 *20K_4 >+3V_S5									
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI	GNT0# R186 *1K_4			
PCI_GNT#0	SPI_CS#1	Boot Location											
0	1	SPI											
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC(Default)</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC(Default)	SPI_CS1# R191 *1K_4
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC(Default)											





PWRBTN: 16 ms of internal debounce logic on this pin and Internal PU 24K

TPM Physical Presence for ITPM.



SATAx[GP] pins if unused require 8.2-k to 10-k pull-up to Vcc3\_3 or 8.2-k to 10-k pull-down to ground

### MXM PU




<Checklist ver0.8>  
If integrated LAN is not used LAN\_RST# tie it to GND.NC serial R from RSMRST#.  
If Intel LAN is used with Wake On LAN, tie LAN\_RST# to RSMRST# and NC 0ohm.


CL\_PWROK must not assert after PWROK asserts for IAMT.  
CL\_PWROK to the NB and SB should be connected to existing PWROK inputs on the NB and SB on a platform with no IAMT

### CL VREF

VREF1 CRB connect to +3V\_S5  
Checklist connect to +3V(iAMT reserve)  
The ICH9M Controller Link 1 VREF circuit is required only if Intel AMT is to be supported.




### ICH PWROK




DELAY\_VR\_PWRGOOD need PU 2K to +3V. PU at power side

### Resume RST



Intel FAE suggestion to add for to protect RTC/CMOS data from corruption when system encounters an abnormal power down sequence  
Power source need the same with SB VCCSUS3\_3, to avoid leakage.

### M/B ID





Board ID	ID2	ID1	ID0
default	0	0	0
	0	0	1
	0	1	0
	1	0	0


### South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R166 *1K_4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R383 *1K_4




### CLK Enable




**Quanta Computer Inc.**  
PROJECT : ZY8  
Size: Document Number: ICH9M GPIO Rev: 3B  
Date: Monday, January 05, 2009 Sheet: 14 of 39





For Bios.com



SO-DIMM0  
SMbus address A0



SO-DIMM1  
SMbus address A2













# MXM Module



dGPU_PRRSNT#	Sku
Low	MXM
High	WO/MXM

At 11/21  
update MXM footprint to mm-mxm70-314-31061-1-270p












### MXM3.0 n-Vidia AMD

LVDS	LVDS	LVDS/Int. DP
DP_D	Int. DP	X
DP_A	HDMI	HDMI
DP_C	Ext. DP/DVI	Ext. DP/DVI
DP_B	N/A	N/A












### MXM Reset

MXM_RST#	Behavior
Low	Enable dGPU PWR
High	Disable dGPU PWR



Dr-Bios.com



Dr-Bios.com




# Wireless


Modify to 2Conn. at B-test

+3.3V: 1000mA  
 +3.3Vaux: 330mA  
 +1.5V: 500mA


Fotprint : MINIPCI-AAA-PCL-099-P01-52P-LDV




H=4



# TV and Debug




H=9




		<b>Quanta Computer Inc.</b>	
		<b>PROJECT : ZY8</b>	
Size	Document Number	<b>MINI PCI-E card/TV</b>	
Date:	Friday, February 13, 2009	Sheet	21 of 39
			Rev 3B

Dr-Bios.com


## 2nd SATA HDD (edge of board)




## MAIN SATA HDD



## ODD (SATA)



## EE RETURN-PATH CAPACITORS





**Quanta Computer Inc.**  
 PROJECT : ZY8


Size	Document Number	Rev
	<b>SATA-HDD/ODD</b>	3B
Date:	Friday, February 13, 2009	Sheet 22 of 39

# CODEC(ALC889X)


IV@  
EV@




# CENTER MONO



## EAPD pin



## CODEC/AMP Power




Dr-Bios.com


**Quanta Computer Inc.**  
PROJECT : ZY8

Size	Document Number	Rev
		3B
<b>REALTEK ALC889X/MONO-AMP</b>		
Date:	Tuesday, February 17, 2009	Sheet 23 of 39


**SPEAKER/HP AMP.**




**LINE-OUT/SPDIFO**




**Main SPK/Center/Subwoofer**




**SURR-SPK**




**MIC**



**SUBWOOFER**




**LINE IN**





# NEW CARD






ACS\_NEW\_CARD  
change footprint at B-test

At 11/18  
Change GMT cost down version.

## NEW CARD'S POWER SWITCH




GMT: AL000577002  
TI: AL002231000



**Quanta Computer Inc.**  
PROJECT : ZY8

Size	Document Number	Rev
	<b>NEW CARD</b>	3B
Date: Friday, February 13, 2009		Sheet 25 of 39

Dr-Bios.com




**Quanta Computer Inc.**  
**PROJECT : ZY8**


Size	Document Number	Rev
	<b>OZ888GS0L1N</b>	3B

Date: Friday, February 13, 2009 Sheet 28 of 39


**POWER BOARD**



**M/B LED**





**Left side MMB**




MXMCLK=MXM\_SMCLK; MXMCDATA=MXM\_SMDATA12  
MMB1 and MMB2 need add ISOLATE circuit where are on MXM page.  
**LCD BL\_ON/OFF MMB & Backlight Logo LED**

**MMB Status**




**Right Side MMB**




**Quanta Computer Inc.**  
PROJECT : ZY8

Size	Document Number	Rev
		3B
<b>POWER/MMB/LAUNCH/LED</b>		
Date:	Friday, February 13, 2009	Sheet 27 of 39


# USB & ESATA




EN	DO	D1	CH-0	CH-1
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)




# HOLES



# USB\_2PORT/B



# USB\_SWITCH/B



At 11/13  
change HOLE1-38 1PIN to 9PIN

At 11/13  
change HOLE1-38 1PIN to 9PIN

At 11/13  
<1>請再增加1顆H-C315D118P2  
<2> HOLE22 請變更爲H-C236D142P2 (機構有改小)  
<3>增加 1顆固定孔H-C87D87N (1788.00 944.00)

At 11/13  
H-C278D142P2 change to H-C236D142P2 for ME

At 11/13  
remove GUARD-hole at C-test

At 11/13  
remove GUARD-hole at C-test



At 11/21  
機構變更爲馬蹄形並兩個螺絲孔請幫忙修改footprint HOLE41 和 HOLE12

At 11/19  
3.Sony-HOLE19,HOLE30,HOLE22,HOLE36  
原孔H-C278D146P2-8  
請幫忙變更爲H-C236D146P2-8 才對


At 11/19  
機構螺絲孔部份變更如下  
1.H-C236D142P2-8  
=>HOLE23,HOLE24,HOLE25,HOLE31,HOLE32,HOLE33  
2.H-C278D146P2-8  
=>HOLE19,HOLE30,HOLE22,HOLE36  
3.LAN CONN 下方的螺絲孔未加上鎖,增加一顆H-C278D118P2-8

# INT\_K/B

At 11/18 SWAP




# TOUCHPAD & Finger-Printer CONN.




# Keyboard LED control


Remove: U12, C64, R44, C66.  
Stuff: Q3, R42, Q2 at C-test



# BLUETOOTH CONNECTOR














# CPU FAN




**Quanta Computer Inc.**  
PROJECT : ZY8

Size	Document Number	Rev
		3B

Date: Monday, February 16, 2009 Sheet 29 of 39







Input sense resistor and Constant power setting table

	120W MXM	90W MXM
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	2.73K Ohm CS22743F901	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949

change Value to 47K ohm at B-test



follow 2K2 footprint at B-test



$$LIM = (1/R2) * (((0.05/VREF=2.39) VACLm) + 0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * (((0.05/2.365) VACLm) + 0.05)$$


$$VACLm = ((33//152) / ((33//152) + 19.6//152)) * Vref$$

R2=adapter current sense resistnece

CELL-SET = Hi ----> Cells = VDD ----> 4S  
 CELL-SET = Low ----> Cells = GND ----> 3S

**Quanta Computer Inc.**  
 PROJECT : ZY8

Size	Document Number	Rev
	<b>Charger (ISL6251A)</b>	1A
Date:	Tuesday, February 17, 2009	Sheet 31 of 39



1/1 change value for EMI

1/1 change value for EMI

**OCP: 10A**

L(ripple current)  
 $= (19-5) * 5 / (2.2u * 0.4M * 19)$   
 $\sim 4.18A$   
 $I_{ocp} = 10 - (4.18 / 2) = 7.91A$   
 $V_{th} = 7.91A * 14.2m\Omega = 112.322mV$   
 $R(I_{lim}) = (112.322mV * 10) / 5uA$   
 $\sim 220K$

**OCP: 8A**


L(ripple current)  
 $= (19-3.3) * 3.3 / (2.2u * 0.5M * 19)$   
 $\sim 2.48A$   
 $I_{ocp} = 8 - (2.48 / 2) = 6.67A$   
 $V_{th} = 6.67A * 15m\Omega = 94.714mV$   
 $R(I_{lim}) = (94.714mV * 10) / 5uA$   
 $\sim 191K$

**Quanta Computer Inc.**  
**PROJECT : ZY8**

Size	Document Number	Rev
	<b>SYSTEM 5V/3V (ISL6237)</b>	1A
Date:	Tuesday, February 17, 2009	Sheet 32 of 39

Dr-Bios.com





0 ohm change to shot pad 2/12 09


change P/N CH133063B14 2/16 09

change P/N CH133063B14 2/16 09

Parallel

Dr-Bios.com

Quanta Computer Inc.  
 PROJECT : ZY8  
 Size Document Number  
 CPU CORE(ISL6266A)  
 Date: Tuesday, February 17, 2009 Sheet 33 of 39



$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$


AOL1412 Rds(on) = 4.6mOhm

OCP = 16 - 0.8A

$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \\ \sim 3.646A$$

$$4.6m * 12 = RILIM * 20uA$$

$$RILIM = 2.76K \text{ --- } 2.8K$$





**Quanta Computer Inc.**

**PROJECT : ZY8**




Size	Document Number	Rev
	<b>VCCP 1.05V(UP6111A)</b>	1A

Date: Tuesday, February 17, 2009 Sheet 34 of 39







Dr-Bios.com



Dr-Bios.com



 <b>Quanta Computer Inc.</b> PROJECT : ZY8		Rev 1A
Date: Tuesday, February 17, 2009		Sheet 38 of 39

Dr-Bios.com

