

Newgate

Schematics Document

<Core Design>

| | |
|-------------|---|
| 緯創資通 | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
|-------------|---|

| | |
|-------------------|--|
| Title | |
| Cover Page | |


| | | |
|-----------|-----------------------------------|------------------|
| Size A | Document Number Newgate | Rev 1M |
|-----------|-----------------------------------|------------------|

| | |
|----------------------------------|----------------|
| Date: Wednesday, August 12, 2015 | Sheet 1 of 105 |
|----------------------------------|----------------|



Dr-Bios.com

Newgate Board Block Diagram

Project code : 4PD06A010001
 PCB P/N : 14307
 Revision : 1M



Dr-Bios.com




«Com Design»

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Haidich,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size: Custom Document Number: **Newgate** Rev: SA

Date: Tuesday, August 18, 2015 Sheet 3 of 105




Dr-Bios.com

<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-------|--------------------------|----------------|--------------------|
| Title | | | CPU_DDR_CHA |
| Size | Document Number | Newgate | |
| A3 | | Rev | 1M |
| Date: | Tuesday, August 18, 2015 | Sheet | 4 of 105 |






SSID = CPU

SSID = CPU



17.89 H_PWRGD
16 PLTRST#
16 H_PM_SYNC
16 H_PM_DOWN
16 PCH_PECI
16 H_THERMTRIP#



ENG add cap 0427

Table 6-8. Reset and Miscellaneous Signals

| Signal Name | Description | Dir. | Buffer Type | Link Type | Availability |
|-------------|---|------|-------------|-----------|---|
| CFG0 | Configuration Signals: The CFG signals have a default value of "1". If not terminated on the board, refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins. | | | | All processor lines. CFG[2], CFG[6-5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them. |
| CFG1 | CFG1 | | | | |
| CFG2 | CFG2 | | | | |
| CFG3 | CFG3 | | | | |
| CFG4 | CFG4 | | | | |
| CFG5 | CFG5 | | | | |
| CFG6 | CFG6 | | | | |
| CFG7 | CFG7 | | | | |
| CFG8 | CFG8 | | | | |
| CFG9 | CFG9 | | | | |
| CFG10 | CFG10 | | | | |
| CFG11 | CFG11 | | | | |
| CFG12 | CFG12 | | | | |
| CFG13 | CFG13 | | | | |
| CFG14 | CFG14 | | | | |
| CFG15 | CFG15 | | | | |
| CFG16 | CFG16 | | | | |
| CFG17 | CFG17 | | | | |
| CFG18 | CFG18 | | | | |
| CFG19 | CFG19 | | | | |
| CFG20 | CFG20 | | | | |
| CFG21 | CFG21 | | | | |
| CFG22 | CFG22 | | | | |
| CFG23 | CFG23 | | | | |
| CFG24 | CFG24 | | | | |
| CFG25 | CFG25 | | | | |
| CFG26 | CFG26 | | | | |
| CFG27 | CFG27 | | | | |
| CFG28 | CFG28 | | | | |
| CFG29 | CFG29 | | | | |
| CFG30 | CFG30 | | | | |
| CFG31 | CFG31 | | | | |
| CFG32 | CFG32 | | | | |
| CFG33 | CFG33 | | | | |
| CFG34 | CFG34 | | | | |
| CFG35 | CFG35 | | | | |
| CFG36 | CFG36 | | | | |
| CFG37 | CFG37 | | | | |
| CFG38 | CFG38 | | | | |
| CFG39 | CFG39 | | | | |
| CFG40 | CFG40 | | | | |
| CFG41 | CFG41 | | | | |
| CFG42 | CFG42 | | | | |
| CFG43 | CFG43 | | | | |
| CFG44 | CFG44 | | | | |
| CFG45 | CFG45 | | | | |
| CFG46 | CFG46 | | | | |
| CFG47 | CFG47 | | | | |
| CFG48 | CFG48 | | | | |
| CFG49 | CFG49 | | | | |
| CFG50 | CFG50 | | | | |
| CFG51 | CFG51 | | | | |
| CFG52 | CFG52 | | | | |
| CFG53 | CFG53 | | | | |
| CFG54 | CFG54 | | | | |
| CFG55 | CFG55 | | | | |
| CFG56 | CFG56 | | | | |
| CFG57 | CFG57 | | | | |
| CFG58 | CFG58 | | | | |
| CFG59 | CFG59 | | | | |
| CFG60 | CFG60 | | | | |
| CFG61 | CFG61 | | | | |
| CFG62 | CFG62 | | | | |
| CFG63 | CFG63 | | | | |
| CFG64 | CFG64 | | | | |
| CFG65 | CFG65 | | | | |
| CFG66 | CFG66 | | | | |
| CFG67 | CFG67 | | | | |
| CFG68 | CFG68 | | | | |
| CFG69 | CFG69 | | | | |
| CFG70 | CFG70 | | | | |
| CFG71 | CFG71 | | | | |
| CFG72 | CFG72 | | | | |
| CFG73 | CFG73 | | | | |
| CFG74 | CFG74 | | | | |
| CFG75 | CFG75 | | | | |
| CFG76 | CFG76 | | | | |
| CFG77 | CFG77 | | | | |
| CFG78 | CFG78 | | | | |
| CFG79 | CFG79 | | | | |
| CFG80 | CFG80 | | | | |
| CFG81 | CFG81 | | | | |
| CFG82 | CFG82 | | | | |
| CFG83 | CFG83 | | | | |
| CFG84 | CFG84 | | | | |
| CFG85 | CFG85 | | | | |
| CFG86 | CFG86 | | | | |
| CFG87 | CFG87 | | | | |
| CFG88 | CFG88 | | | | |
| CFG89 | CFG89 | | | | |
| CFG90 | CFG90 | | | | |
| CFG91 | CFG91 | | | | |
| CFG92 | CFG92 | | | | |
| CFG93 | CFG93 | | | | |
| CFG94 | CFG94 | | | | |
| CFG95 | CFG95 | | | | |
| CFG96 | CFG96 | | | | |
| CFG97 | CFG97 | | | | |
| CFG98 | CFG98 | | | | |
| CFG99 | CFG99 | | | | |
| CFG100 | CFG100 | | | | |


Processor Internal Pull-Up / Pull-Down Terminations

Processor Internal Pull-Up / Pull-Down Terminations


| Signal Name | Pull Up/Pull Down | Rail | Value |
|-------------|-------------------|--------------------------------|---------|
| BPM[3:0] | Pull Up | VCC _{IO} | 16-60 Ω |
| PREQ# | Pull Up | VCC _{ST} | 3 kΩ |
| PROC_TDI | Pull Up | VCC _{TC} ¹ | 3 kΩ |
| PROC_TMS | Pull Up | VCC _{GT} ¹ | 3 kΩ |
| CFG[19:0] | Pull Up | VCC _{IO} | 3 kΩ |

Note:
1. For SKL-S it should be VCC_{ST}


| CFG2 | CFG2 |
|--|------------------|
| 1: Normal Operation: Lane # definition matches socket pin map definition | 0: Lane Reversed |





| CFG4 | CFG4 |
|------------|-----------|
| 1: Disable | 0: Enable |




| CFG7 | CFG7 |
|--|-------------------------------------|
| 1: (default) PEG Train immediately following RESET# de assertion | 0 = PEG Wait for BIOS for training. |



| CFG[6:5] | CFG[6:5] |
|--|--|
| 11: x16 - Device 1 functions 1 and 2 disabled | 10: x8, x8 - Device 1 function 1 enabled / function 2 disabled |
| 01: Reserved - (device 1 function 1 disabled / function 2 enabled) | 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled |




Dr-Bios.com



VCC_SENSE AG37 >>> VCCCORE_SENSE 46
 VSS_SENSE AG38 >>> VSSCORE_SENSE 46

JJ 20150130


CPU1J SKYLAKE_HALO 10 OF 14












SKYLAKE-3-GP

<Core Design>

| | | | |
|--|-----------------|---|-----------|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title CPU_POWER1 (ASIC Power Bolck) | | | |
| Size Custom | Document Number | Newgate | |
| | | Rev | 1M |
| Date: Tuesday, August 18, 2015 | Sheet 7 | of | 105 |





JJ 20150130

Decoupling Requirements for SKL H Processor (Sheet 2 of 2)

| Domain | Board Edge cap | Backside cap | Notes |
|-----------|----------------|---------------|--|
| VccGT | 6x 47uF 0805 | 8x 22uF 0603 | |
| | | 35x 10uF 0402 | |
| | | 68x 1uF 0201 | |
| VccTx | 8x 22uF 0603 | 4x 10uF 0402 | |
| | | 12x 1uF 0201 | |
| VccSA | 1x 47uF 0805 | 1x 47uF 0805 | |
| | | 7x 10uF 0402 | |
| | | 3x 1uF 0201 | |
| VDDQ | | 4x 22uF 0603 | Share supply with DRAM |
| VDDQ | | 10x 10uF 0402 | |
| VDDQ | | 1x 10uF 0402 | |
| VccIO | 2x 47uF 0805 | 3x 10uF 0402 | VR: +/-5% or +/-50mV Place close to VR output |
| | | 1x 1uF 0201 | |
| VccST | | 1x 1uF 0201 | |
| VccSTG | | 1x 1uF 0201 | Share supply with 1.0V PCH rail |
| VccPLL | | 1x 1uF 0201 | |
| VccPLL_OC | | 2x 1uF 0201 | Supply from 1.2V VDDQ |
| VccCORC | | 10x 10uF 0402 | VR: +/-5% or +/-50mV |
| VccPPRO | | 3x 10uF 0402 | VR: +/-5% or +/-50mV |

Dr-Bios.com

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **010 CPU (Power CAP1)**


Size A3 Document Number: **Newgate** Rev **1M**

Date: Wednesday, August 12, 2015 Sheet 10 of 105

1V_VCCGT



1V_VCCSA



<Core Design>

Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通









Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (Power CAP2)**

Size: A4 Document Number: **Newgate** Rev: **1M**

Date: Wednesday, August 12, 2015 Sheet: 11 of 105



跟sw確認

Dr-Bios.com





<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size A3 Document Number **Newgate** Rev **1M**

Date: Tuesday, August 18, 2015 Sheet 13 of 105




<Core Design>


| | | | |
|--------------------------|-----------------------------------|---|------------------|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title PCH GPP1 | | | |
| Size A4 | Document Number Newgate | | Rev 1M |
| Date: | Tuesday, August 18, 2015 | Sheet 14 of | 105 |

Dr-Bios.com

SSID = PCH



Alpine-Ridge



USB Table

| Pair | Device |
|------|-------------------------------|
| 1 | USB3.0 Port 1(USB2.0) Charger |
| 2 | USB3.0 Port 2(USB2.0) |
| 3 | |
| 4 | |
| 5 | USB2.0 |
| 6 | |
| 7 | Bluetooth |
| 8 | Touch Screen |
| 9 | CCD |
| 10 | Card reader |
| 11 | Finger Printer |
| 12 | |
| 13 | |
| 14 | |

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

| | | | | | |
|-------|--------------------------|-------|------------------|----|-----|
| File | | | PCH PCIE DMI USB | | |
| Size | Document Number | Rev | | | |
| A3 | | | Newgate 1M | | |
| Date: | Tuesday, August 18, 2015 | Sheet | 15 | of | 105 |

Dr-Bios.com

SSID = PCH

Delete WIGIG 0204

change 0227

24 EC_SCI# <<<
38 FW_GPIO <<<


MSATA

63 PCIE_TX_PCH_P11 <<<
63 PCIE_TX_PCH_N11 <<<
63 PCIE_RX_PCH_P11 <<<
63 PCIE_RX_PCH_N11 <<<

MSATA

63 PCIE_TX_PCH_P12 <<<
63 PCIE_TX_PCH_N12 <<<
63 PCIE_RX_PCH_P12 <<<
63 PCIE_RX_PCH_N12 <<<

UN 0225



SUNRISE-1-GP

HOST

PCIE/SATA

3 OF 12

G31 <<< SATA_RX_PCH_N0 63
H31 <<< SATA_RX_PCH_P0 63
C31 <<< SATA_TX_PCH_N0 63
B31 <<< SATA_TX_PCH_P0 63

G29 <<< PCIE_RX_PCH_N10 63
E29 <<< PCIE_RX_PCH_P10 63
C32 <<< PCIE_TX_PCH_N10 63
B32 <<< PCIE_TX_PCH_P10 63

F41 <<< SATA_RX_CPU_N2 60
E41 <<< SATA_RX_CPU_P2 60
B39 <<< SATA_TX_CPU_N2 60
A39 <<< SATA_TX_CPU_P2 60

D43 <<< SATA_RX_CPU_N3 60
E42 <<< SATA_RX_CPU_P3 60
A41 <<< SATA_TX_CPU_N3 60
A40 <<< SATA_TX_CPU_P3 60

H42 <<<
H40 <<<
E45 <<<
F45 <<<

K37 <<<
G37 <<<
G45 <<<
G44 <<<

GPP_E8/SATALED#

AG36 <<< SATAGP0 63
AG35 <<<
AG39 <<<
AD35 <<<
AD31 <<<
AD38 <<<
AC43 <<<
AB44 <<<

W36 <<< eDP_BKLTCTRL_CPU 55
W35 <<< eDP_BLEN_CPU 24
W42 <<< eDP_VDDEN_CPU 55


AJ3 <<< PCH_THERMTRIP#
AL3 <<<
AJ4 <<< H_PM_SYNC_R
AK2 <<<
AH2 <<<

MSATA

HDD

ODD

3D3V_S0





AD44 <<< SATA_LED#
AG36 <<< SATAGP0 63

eDP

AJ3 <<< PCH_THERMTRIP#
AL3 <<<
AJ4 <<< H_PM_SYNC_R
AK2 <<<
AH2 <<<

change 0227

1V_VCCST



PCH_THERMTRIP# <<< R1602_1 620R2F-GP

<<< H_THERMTRIP# 6

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title PCH_PCIE_SATA


Size A4 Document Number Rev 1M

Date: Tuesday, August 18, 2015 Sheet 16 of 105

Dr-Bios.com

Newgate

SSID = PCH




Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

| | | |
|---|-----------------|-----------------|
| -Core Design- | | |
| 緯創資通 Wistron Corporation | | |
| 21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C. | | |
| PCH HDA GPP1 JTAG | | |
| Newgate | | |
| File | Document Number | Rev |
| Size | | 1M |
| Date: Tuesday, August 16, 2015 | | Sheet 17 of 106 |


Dr-Bios.com

SSID = PCH


MP change 0807
(not change net name)




POWER modify 0223 SWAP 0303



ENG change 0417





ENG 0412 change




GPIO REVIEW CHECK

GPIO REVIEW CHECK

DEVSLP_PCH 63




ENG change 0416










TPM

PEG CLOCK CHECK WITH SW

CHECK P and N



SSID = PCH



| | | |
|--------------|---------|----------|
| TBT_PRESENT# | HIGH | LOW |
| | NON TBT | WITH TBT |

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: PCH GPP2 GPP3

Size A3 Document Number: Newgate Rev 1M

Date: Tuesday, August 18, 2015 Sheet 19 of 105

Dr-Bios.com

SSID = PCH



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH POWER_VCCPRIM_VCCMPHY**


Size A4 Document Number **Newgate** Rev **1M**

Date: Wednesday, August 12, 2015 Sheet 20 of 105


Dr-Bios.com

SSID = PCH


DcpD5W
1x 1uF




VccRTC
1x1 uF 1x0.1 uF




VccRTCPRIM
1x1 uF 1x0.1 uF




DcpRTC
1x 0.1uF




VccMPHYPLL / VccPCIE3PLL
1x1 uF




VccATS
1x1 uF




VccMPHY / VccPRIM / VccAPLLEBB
1x1 uF 1x22 uF



VccDSW
1x 1uF



VccPGPPBCH / VccPGPEF / VccPGPPG / VccPRIM
4x 0.1 uF




Decoupling and Power Connection Requirements for SKL 5/H PCH (DT / AIO)
(Sheet 1 of 2)






| Voltage Supply | Area | PCH Pins sharing power rail | Value | Size | Quantity | Placement type (R/jumper / E/Edge) | Place capacitor(s) near ball(s) |
|---------------------------|----------------------------------|--|--------|------|----------|------------------------------------|---------------------------------|
| V1.0A | VccMPHY VccPRIM VccAPLLEBB | U21, U23, U25, U26, V26, AC17, V28 | 1 uF | 0402 | 1 | E (<3 mm) | U21 |
| | VccMPHYPLL VccPCIE3PLL | A43, B43, C44, C45 | 1 uF | 0402 | 1 | E (<3 mm) | A43 |
| | VccCLK5 | K2, K3 | 1 uF | 0402 | 1 | E (<3 mm) | K2 (Note 1) |
| | VccCLK (1,2,3,4,6) | N17, R19, U20, V17, R17 | - | - | - | - | - |
| | VccUSB2PLL VccHDAPLL | AJ5, AL5, AN19 | - | - | - | - | - |
| | VccPRIM | AL22 | - | - | - | - | - |
| | VccPRIM | AD15 | - | - | - | - | - |
| | VccPRIM | AJ20, AJ21, AJ23, AJ25 | - | - | - | - | - |
| | VccPRIM | AA23, AA26, AA28, AC13, AC26, AC28, AE23, AE26, Y23, Y25 | - | - | - | - | - |
| | V1.0DS W | DcpD5W | BA29 | 1 uF | 0402 | 1 | E (<3 mm) |
| V1.8A/ V3.3A | VccPGPPBCH | BC42, BD40 | 0.1 uF | 0402 | 1 | E (<3 mm) | BC42 (Note 1) |
| | VccPGPEF | AJ41, AL41 | 0.1 uF | 0402 | 1 | E (<3 mm) | AJ41 (Note 1) |
| | VccPGPPG | AD41 | 0.1 uF | 0402 | 1 | E (<3 mm) | AD41 (Note 1) |
| | VccPRIM | AN5 | 0.1 uF | 0402 | 1 | E (<3 mm) | AN5 (Note 1) |
| | VccPGPPA | BA31 | - | - | - | - | - |
| V1.8A/ V1.85/ V3.3S | VccSPT | BE41, BE42, BE43 | - | - | - | - | - |
| | VccPGPPD | BC44, BA45, BC45, BB45 | - | - | - | - | - |
| | VccATS | AD13 | 1 uF | 0402 | 1 | E (<3 mm) | AD13 |
| V1.5A/ V1.8A/ V3.3A | VccHDA | BA15 | - | - | - | - | |
| V3.3A | VccRTCPRIM | BA20 | 1 uF | 0402 | 1 | E (<3 mm) | BA20 |
| | VccPRIM | BD3, BE3, BE4 | - | - | - | - | - |
| V3.3RTC | VccRTC | BA22 | 1 uF | 0402 | 1 | E (<3 mm) | BA22 |
| | VccDSW | W15 | 0.1 uF | 0402 | 1 | E (<3 mm) | W15 (Note 1) |
| V3.3DS W | VccDSW | W15 | 1 uF | 0401 | 1 | E (<3 mm) | W15 (Note 1) |
| | VccDSW | BA24 | - | - | - | - | - |
| PCH Internal VRM | DcpRTC | BA26 | 0.1 uF | 0402 | 1 | E (<3 mm) | BA26 |









Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

| | |
|--|-----------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| PCH_POWER_CAP1 | |
| Title | Document Number |
| Size A4 | Rev 1M |
| Date: Wednesday, August 12, 2015 | Sheet 21 of 105 |


Dr-Bios.com

| Description | Display Port B Detected | Display Port C Detected | Display Port D Detected | No reboot | Boot BIOS strap bit BBS | Flash descriptor security override | ESPI FLASH SHARING MODE |
|------------------|---|--|---|--|---|------------------------------------|--|
| GPIO | GPP_I6 | GPP_I8 | GPP_I10 | GPP_B18 | GPP_B22 | HDA_SDO | GPP_H12 |
| Schematic | Pull up at p.71 RV7101  | change 0225  |  |  |  | | |
| High | Detected | Detected | Detected | Enable | LPC | Disable | 1: SLAVE ATTACHED FLASH SHARING ESPI FLASH SHARING MODE |
| Low | Not Detected | Not Detected | Not Detected | Disable | SPI | Enable | 0: MASTER ATTACHED FLASH SHARING |
| | internal pull-down | internal pull-down | internal pull-down | internal pull-down | internal pull-down | internal pull-down | internal pull-down |

| Description | Top Swap Override | eSPI or LPC | TLS Confidentiality | Reserved | Reserved | Reserved | Reserved | Reserved |
|------------------|--|---|--|--|--|--|--|--|
| GPIO | GPP_B14 | GPP_C5 | GPP_C2 | SPIO_IO3 | SPIO_IO2 | SPIO_MOSI | SPIO_MISO | GPP_B23 |
| Schematic |  |  |  |  |  |  |  |  |
| High | Enable | eSPI | Enable | | | | | |
| Low | Disable | LPC | Disable | | | | | |
| | internal pull-down | internal pull-down | internal pull-down | internal pull-up | internal pull-up | internal pull-up | internal pull-up | internal pull-down |

Dr-Bios.com

SSID = PCH




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH_RSVD_VSS**

Size B Document Number: **Newgate** Rev: **1M**

Date: Tuesday, August 18, 2015 Sheet 23 of 105











071.09028.000G

Royce 20150204

9028 haan'tc 0313


OPMODE (Pin71): PU (Default:eSPI)
OPMODE(Default/Internal PU):

| | |
|--------|----------|
| EC9028 | ASB(LPC) |
| EC9038 | DY(40P1) |



| WRL Value | Pull-Down Register | Pull-Up Register | Typical Voltage | Max Voltage | VCC Trimmed Setting |
|-----------|--------------------|------------------|-----------------|-------------|---------------------|
| 5A | 100.0K | 10.0K | 3.00V | 3.00V | =+2.97V |
| 5B | 100.0K | 10.0K | 2.75V | 2.75V | =+2.81V |
| 5C | 100.0K | 10.0K | 2.48V | 2.48V | =+2.30V |
| 5D | 100.0K | 10.0K | 2.25V | 2.25V | =+2.16V |
| 5E | 100.0K | 10.0K | 2.01V | 2.01V | =+1.92V |
| 5F | 100.0K | 10.0K | 1.80V | 1.80V | =+1.76V |
| 5G | 100.0K | 10.0K | 1.60V | 1.60V | =+1.54V |
| 5H | 100.0K | 10.0K | 1.35V | 1.35V | =+1.28V |
| 5I | 100.0K | 10.0K | 1.20V | 1.20V | =+1.17V |
| 5J | 100.0K | 10.0K | 1.04V | 1.04V | =+1.00V |
| 5K | 100.0K | 10.0K | 1.00V | 1.00V | =+0.92V |

Change R242R and pin 0223




| MODEL_B_05 | Pull-Low Register | Pull-High Register | Typical Voltage |
|--------------------------|-------------------|--------------------|-----------------|
| Rayleigh-SL_UMA | 100.0 K | 10.0 K | 3.000 V |
| Rayleigh-SL_945M | 100.0 K | 20.0 K | 2.750 V |
| Rayleigh-SL_950M | 100.0 K | 33.0 K | 2.481 V |
| Rayleigh-SLS_950M | 100.0 K | 47.0 K | 2.245 V |
| Rayleigh-SLS_945M | 100.0 K | 64.0 K | 2.001 V |
| Newgate-SLS_950M | 100.0 K | 76.0 K | 1.887 V |
| Newgate-SLS_960M | 100.0 K | 100.0 K | 1.650 V |
| Reserved for project use | 100.0 K | 143.0 K | 1.358 V |
| Reserved for project use | 100.0 K | 174.0 K | 1.204 V |
| Reserved for project use | 100.0 K | 215.0 K | 1.048 V |

IM 0225

Dr-Bios.com

SSID = Flash.ROM SPI FLASH ROM (8M byte) for PCH



SPI FLASH ROM (8M byte) for PCH



SPI ROM Equal length need to less than 500mil

SPI FLASH ROM (8M byte)

- 1st = 072.25647.000D (MXIC MX25L6473FM2I-08G)
- 2nd = 072.25Q64.0F01 (MICRON N25Q064A13ESED0F)
- 3rd = 72.25Q64.K01 (WINBOND W25Q64FVSSIQ)

Main Func = RTC

RTC BATTERY
 1st = 23.22065.001
 2nd = 23.20068.001



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash(KBC+PCH)/RTC**

| | | |
|--------------------------------|-----------------|-----------|
| Size A3 | Document Number | Rev |
| | Newgate | 1M |
| Date: Tuesday, August 18, 2015 | Sheet 25 of 105 | |


SSID = Thermal

ADB (Active Dusting Blower) function






AFTP TESTPOINT

FAN_TACH1_C <<<>>> FAN_TACH1_C 89
FAN_TACH2_C <<<>>> FAN_TACH2_C 89




Layout 15 mil





Layout 15 mil



FOR CPU T8



FOR SYSTEM



UN 0225

T8 = 85 degree



Dr-Bios.com

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|----------|----------------------------|--------------------|-----------|
| File | | Thermal T8 and FAN | |
| Size | Document Number | Rev | 1M |
| Customer | Newgate | | |
| Date: | 1/28/2015, August 18, 2015 | Sheet | 26 of 105 |

SSID = AUDIO



Layout Note:
Place close to Pin 26


Layout Note:
Place close to Pin 13

Codec
Analog
pin 12-33, 38-40

Digital
pin 1-11, 34-37,
42-48

Width=40mil, to improve Headphone Crosstalk noise
change it to sharp will be better.
Add 2 vias (+0.5A) when trace layer change.

Layout Note:




ENG change 0429


Reserve for input attenuation
to have optimized output power
2Watt

Output Gain Table

| R1 | R2 | R3 | R4 | Gain (Differential) |
|----|----|----|----|---------------------|
| NC | NC | 0 | 0 | 11dB |
| 0 | NC | NC | 0 | 14dB |
| NC | 0 | 0 | NC | 19dB |
| 0 | 0 | NC | NC | 25dB |



modify 0303



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **(Reserved)**


Size: A4 | Document Number: **Newgate** | Rev: **1M**

Date: Wednesday, September 02, 2015 | Sheet: 28 of 105

Dr-Bios.com

Check speaker spec and confirm 2nd with ME 0302

Speaker








| | |
|-------------|-----------------------|
| AMP_SPK1_L- | <<< AMP_SPK1_L- 28.89 |
| AMP_SPK1_L+ | <<< AMP_SPK1_L+ 28.89 |
| AUD_SPK1_L- | <<< AUD_SPK1_L- 27.89 |
| AUD_SPK1_L+ | <<< AUD_SPK1_L+ 27.89 |
| AMP_SPK1_R- | <<< AMP_SPK1_R- 28.89 |
| AMP_SPK1_R+ | <<< AMP_SPK1_R+ 28.89 |
| AUD_SPK1_R- | <<< AUD_SPK1_R- 27.89 |
| AUD_SPK1_R+ | <<< AUD_SPK1_R+ 27.89 |







AFTP TESTPOINT

| | |
|---------------------|----------------------------|
| AUD_HP1_JACK_R2_OUT | <<< AUD_HP1_JACK_R2_OUT 89 |
| AUD_HP1_JACK_L2_OUT | <<< AUD_HP1_JACK_L2_OUT 89 |
| LINE1_L_IN | <<< LINE1_L_IN 89 |
| LINE1_R_IN | <<< LINE1_R_IN 89 |
| 5V_SPDIF_S0 | <<< 5V_SPDIF_S0 89 |
| AUD_SPDIF_OUT | <<< AUD_SPDIF_OUT 27.89 |

ENG add AFTP 0430
AFTP TESTPOINT




Dr-Bios.com




Dr-Bios.com

SSID = LAN


part change 0430





PD change 0624



ENG change 0412



SWAP 0228




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WU Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|----------------------------------|-----------------------------------|------------------|
| Title RJ45+Transformer | | |
| Size B | Document Number Newgate | Rev 1M |
| Date: Tuesday, August 18, 2015 | Sheet 32 of | 105 |

Low Active 2A




AFTP TESTPOINT








USB 3.0 Connector Pin definition

| | | |
|---|------------|---------------|
| 1 | POWER | |
| 2 | USB 2.0 D- | |
| 3 | USB 2.0 D+ | |
| 4 | GND | |
| 5 | Stda_SSRX- | SuperSpeed RX |
| 6 | Stda_SSRX+ | |
| 7 | GND | |
| 8 | Stda_SSTX- | SuperSpeed TX |
| 9 | Stda_SSTX+ | |




Close to USB1 0416



JJ 20150127



JJ 20150127





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **USB3.0 CONN**

| | | |
|--------------------------------|-----------------|-----------|
| Size A3 | Document Number | Rev |
| Date: Tuesday, August 18, 2015 | Newgate | 1M |
| Sheet 35 | of 105 | |

Power Sequence







ANNIE Run Power



Dr-Bios.com



UN 0225



AFTP TESTPOINT

| | | |
|----|-----------|-----------|
| 89 | BI | BI |
| 89 | BAT_IN#_1 | BAT_IN#_1 |
| 89 | BAT_SCL_1 | BAT_SCL_1 |
| 89 | BAT_SDA_1 | BAT_SDA_1 |

ANNIE solution
Adaptor in to generate DCBATOUT



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Dr-Bios.com

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





















DC IN / BATT Conn

| | | |
|-------|--------------------------|-----------------|
| Title | DC IN / BATT Conn | |
| Size | Document Number | Rev |
| A3 | Newgate | 1M |
| Date: | Tuesday, August 18, 2015 | Sheet 43 of 105 |

SSID = Charger



| Adaptor | Protect | Sense | Amplifier | R1 | R2 |
|----------|---------|---------|-----------|----------|-------|
| Watt | Current | Percent | Current | Resistor | Ratio |
| 135.00 W | 6.92 A | 102% | 7.06 A | 10 m Ohm | 40 |
| 120.00 W | 6.15 A | 102% | 6.28 A | 10 m Ohm | 40 |
| 90.00 W | 4.02 A | 102% | 4.71 A | 10 m Ohm | 40 |



Wistron Corporation
 21F, 88, Sec. 1, Hsin-Tsa Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.




File: CHARGER_HPA0224

Rev: 4


Date: Wednesday, September 02, 2015

Sheet: 44 of 105

Dr-Bios.com



Dr-Bios.com



Cyntec. 6.6mmx7.3mm x3.0mm
 DCR: 2.5~3m Ohm
 Idc : 23A , Isat : 34A


46 FCCM_C
 46 PWM_C

46 PWR_I4_SEN1_P
 46 PWR_I4_SEN1_N


Dr-Bios.com


<Core Design>

| | | |
|--------------------------------|---------------------------------|---|
| | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title: SIC631CD VCCSA | | |
| Size: A3 | Document Number: Newgate | Rev: 1M |
| Date: Tuesday, August 18, 2015 | Sheet: 50 | of 105 |



SY8288 For DDR4
Vout = 2.5V






| State | S3 | S5 | VDD | VTTREF | VTT |
|-------|----|----|-----|--------|------------|
| SD | Hi | Hi | On | On | On |
| S3 | Lo | Hi | On | On | Off (Hi-Z) |
| S4/S5 | Lo | Lo | Off | Off | Off |


Dr-Bios.com

1D5V_S0




$PD = (V_{in} - V_{out}) \times I_{out}$
 $= (3.3 - 1.5) \times 0.3A = 0.54W$
 $PD \text{ de-rating}(\%) = 0.54W / 1.33W = 40.6\%$

PU5304
RT9025-25ZSP-GP
74.09025.B3D



Vout Setting

$V_{out} = 0.8 * (1 + R1/R2)$
 $= 0.8 * (1 + 8K87 / 10K)$
 $= 1.5096V$




Dr-Bios.com

<Core Design>

| | |
|--|--|
| Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title RT9025_1D5V | |
| Size A3 | Document Number Newgate |
| Date: Tuesday, August 18, 2015 | Rev 1M Sheet 53 of 105 |

eDP conn change by Royee 20150202




Delete by Royee 20150202

PD change 0622



PD change 0626

Inverter Power






Delete touch panel Power by Royee 20150202

Delete USB P8 and I2CO by Royee 20150202



modify 0304 swap 0303



CHECK FAE

delete 0225

eDP_7513SS

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei 10511, Taiwan, R.O.C.


File: EPOPIO/EDRAM Power
Rev: 1M

Size: Newgate
Date: Wednesday, September 02, 2015 Sheet 55 of 105




SSID = VIDEO



HDMI Level Shifter & CONNECTOR






Change from 470 to 475 0204



Change TBT 0209



Change TBT 0209



HDMI conn change by Royee 20150202
PD change 0624

2nd = 022.10025.0061

<Core Design>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


| | | | |
|--|--------------------------|---------------------|-----------|
| 緯創資通 | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title | HDMI Level Shifter/Conn | | |
| Size | Document Number | Rev | 1M |
| Customer | Newgate | | |
| Date | Tuesday, August 18, 2015 | Sheet | 57 of 105 |

Dr-Bios.com



SSID = SATA

AFTP TESTPOINT


- 89 SATA_TX_HDD_P2 >>>
- 89 SATA_TX_HDD_N2 <<<
- 89 SATA_RX_HDD_N2 <<<
- 89 SATA_RX_HDD_P2 >>>



SATA HDD Connector



follow SLU 0225



AFTP TESTPOINT

- 89 SATA_TX_ODD_N3 >>>
- 89 SATA_TX_ODD_P3 <<<
- 89 SATA_RX_ODD_N3 <<<
- 89 SATA_RX_ODD_P3 >>>

| PIN DEFINE | CONN | FFC |
|------------|-------|-----|
| GND | | 20 |
| GND | P5/P6 | 19 |
| GND | | 18 |
| ODD_DA | P4 | 17 |
| NC | | 16 |
| 5V | | 15 |
| 5V | | 14 |
| 5V | | 13 |
| 5V | P2/P3 | 12 |
| 5V | | 11 |
| 5V | | 10 |
| NC | | 9 |
| PRSN# | P1 | 8 |
| GND | S7 | 7 |
| RXP | S6 | 6 |
| RXN | S5 | 5 |
| GND | S4 | 4 |
| TXN | S3 | 3 |
| TXP | S2 | 2 |
| GND | S1 | 1 |

ODD1 conn change by Royee 20150202

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size A3 Document Number: **Newgate** Rev **1M**

Date: Tuesday, August 18, 2015 Sheet 60 of 105

Dr-Bios.com

SSID = m-SATA

Mini Card Connector (NGFF m-SATA)




Table 34-5. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

| Condition | PCI Express* Gen 2 Only | PCI Express* Gen 3 Only | SATA Only | PCI Express* Gen 2/ SATA | PCI Express* Gen 3/ SATA |
|--------------|-------------------------|-------------------------|--------------------|--------------------------|--------------------------|
| Processor Tx | 100 nF | 220 nF | 10 nF | 100 nF | 220 nF |
| Processor Rx | None | None | 10 nF ² | None | None ³ |


Notes:

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

| Pin | Signal | Pin | Signal |
|-----|-------------------------|-----|-------------------------|
| 74 | 1.V | 75 | GND |
| 72 | 2.V | 73 | GND |
| 70 | 3.V | 71 | GND |
| 68 | PEDET(OC_PCIE/GND_SATA) | 69 | PEDET(OC_PCIE/GND_SATA) |
| 66 | Connector Key | 67 | Connector Key |
| 64 | Connector Key | 63 | Connector Key |
| 62 | Connector Key | 61 | Connector Key |
| 60 | Connector Key | 59 | Connector Key |
| 58 | N/C | 57 | N/C |
| 56 | N/C | 55 | REFCLKP |
| 54 | PERP0/SATA_A+ (DC/AC) | 53 | REFCLKN |
| 52 | CLKREQ_CPU# (DC/AC) | 51 | REFCLKN |
| 50 | PERP0/SATA_A- (DC/AC) | 49 | PERP0/SATA_A+ |
| 48 | N/C | 47 | PERP0/SATA_A- |
| 46 | N/C | 45 | GND |
| 44 | N/C | 43 | PETP0/SATA_B+ |
| 42 | N/C | 41 | PETP0/SATA_B- |
| 40 | N/C | 39 | GND |
| 38 | DEVSLP (O) | 37 | PERP1 |
| 36 | N/C | 35 | PERP1 |
| 34 | N/C | 33 | GND |
| 32 | N/C | 31 | PETP1 |
| 30 | N/C | 29 | PETN1 |
| 28 | N/C | 27 | GND |
| 26 | N/C | 25 | PERP2 |
| 24 | N/C | 23 | PERP2 |
| 22 | N/C | 21 | GND |
| 20 | N/C | 19 | PETN2 |
| 18 | 3_VAUX | 17 | PETP2 |
| 16 | 3_VAUX | 15 | GND |
| 14 | 3_VAUX | 13 | PETN3 |
| 12 | 3_VAUX | 11 | PETP3 |
| 10 | 3_VAUX | 9 | GND |
| 8 | DAS/DSS# | 7 | PETN3 |
| 6 | N/C#6 | 5 | PETP3 |
| 4 | 3_VAUX | 3 | GND |
| 2 | 3_VAUX | 1 | GND |

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

SSD-NGFF

File

Size A3

Date: Tuesday, August 18, 2015

Document Number

Newgate


Sheet 63 of 105

Rev

1M


Dr-Bios.com

SSID = User.Interface



ENG change 0412



LG1 conn ENG change 0412



ENG change 0412

MP change 0804

Power Button






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-------|--------------------------|-----------------------|-----------|
| Title | | LED Bard/Power Button | |
| Size | Document Number | Rev | |
| A4 | Newgate | 1M | |
| Date: | Tuesday, August 18, 2015 | Sheet | 64 of 105 |


Dr-Bios.com

Precision Touch Pad



I2C Addr. = 0X2C (Synaptics)




UN 0225



CHECK WITH SPEC



UN 0225



Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission




Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LED Bard / Power Button


Rev 1M

Date: 1/08/09, August 16, 2015 Sheet 65 of 105


Dr-Bios.com




Card Reader





ENG change 0412



PD change 0626



USB2.0




ENG change 0412

<Core Design>

| | | |
|--------------------------------------|------------------------|---|
| | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title IO Board Connector | | |
| Size A3 | Document Number | Rev 1M |
| Date Tuesday, August 18, 2015 | | Sheet 66 of 105 |

Dr-Bios.com

ENG change 0416



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Debug connector**

Size A Document Number **Newgate** Rev **1M**

Date: Tuesday, August 18, 2015 Sheet 68 of 105

Dr-Bios.com

SSID = User.Interface


G Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

CHECK WITH MICK

change 0225




SDO="H"; address="3Ah"
 *SDO="L"; address="38h"

*CS="H"; mode="I2C"
 CS="L"; mode="SPI"

Dr-Bios.com



| | | |
|--|--------------------------|----------------------------|
| <Core Design> | | |
| 緯創資通 | | Wistron Corporation |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title G-SENSOR | | |
| Size | Document Number | Rev |
| A3 | Newgate | 1M |
| Date: | Tuesday, August 18, 2015 | Sheet 69 of 105 |



Dr-Bios.com





14.79 DGPU_HOLD_RST# >>> R7903 VGA_RST#
 OR2J-L-GP
 NON_GC6


UN 0225



071.0N15P.000U
 Muxless

Dr-Bios.com





FBCLK Termination place on VRAM side

FBCLK Termination place on VRAM side

©2016 Design

緯創資通 Wistron Corporation
251, Sec. 1, Hsin-Fu Rd., Hsinchu, Taiwan 305, R.O.C.

Doc: GPU_VRAM_I/F(3/5)

Rev: 1M

Date: 2016/08/18












Table 8. N16P-GX GDDR5 Recommended Memories

| Memory Type | FBVDD/ FBVDDQ | Memory Density | Vendor | Manufacturer Part Number | Die Revision | Strap | Memory Speed CK Grade(MHz) | Memory Date Code Minimum | Status |
|-------------|---------------------|--------------------|---------|--------------------------|--------------|-------|----------------------------|--------------------------|---------------------------|
| GDDR5 | 1.35V/ 1.35V | 128Mx16 | Hynix | H5GC2H24BF-T2C | B-die | 0x1 | 2500 | 1347 | Production ready |
| | | | Micron | EDW2032BBB6-6A-F | B-die | 0x5 | 2500 | N/A | Production ready |
| | | | Samsung | K4G20325FD-FC03 | D-die | 0x0 | 2500 | N/A | Production ready |
| | | | Micron | EDW4032BABG-60-F | A-die | 0x4 | 2500 | N/A | Production ready |
| | | | Samsung | K4G41325FC-HC03 | C-die | 0x3 | 2500 | N/A | Production ready |
| | | | Hynix | H5GC4H24MFR-T2C | M-die | 0x2 | 2500 | N/A | Production ready |
| | | 256Mx16 | Hynix | H5GC4H24JR-T2C | A-die | 0x6 | 2500 | N/A | Post production ready |
| | | | Micron | EDW4032BABG-60-F | A-die | 0x4 | 2500 | N/A | Production ready |
| | | | Samsung | K4G41325FC-HC03 | C-die | 0x3 | 2500 | N/A | Production ready |
| | | | Hynix | H5GC4H24MFR-T2C | M-die | 0x2 | 2500 | N/A | Production ready |
| | | | Hynix | H5GC4H24JR-T2C | A-die | 0x6 | 2500 | N/A | Post production ready |
| | | | Samsung | K4G80325FB-HC03 | B-die | 0x8 | 2500 | N/A | Post production candidate |
| 256Mx32 | Micron ² | MT51J256M32HF-60:A | A-die | 0x9 | 2500 | N/A | Post production candidate | | |

Note:
 1. For N16P-GX, the maximum allowable memory case temperature is 85 °C.
 2. 8 Gb/s is supported in x32 configuration only (no x16 support planned).

Table 15-2. Resistance Mapping to Hex Values

| Resistor Values | Pull-Up to 3V3_MAIN | Pull-Down to GND |
|-----------------|---------------------|------------------|
| 4.99 kΩ | 1000 | 0000 |
| 10.0 kΩ | 1001 | 0001 |
| 15.0 kΩ | 1010 | 0010 |
| 20.0 kΩ | 1011 | 0011 |
| 24.9 kΩ | 1100 | 0100 |
| 30.1 kΩ | 1101 | 0101 |
| 34.8 kΩ | 1110 | 0110 |
| 45.3 kΩ | 1111 | 0111 |

4.99Kohm 64.49915.6DL
 10Kohm 64.10025.L0L
 15Kohm 64.15025.6DL
 20Kohm 64.20025.6DL
 24.9Kohm 64.24925.6DL
 30.1Kohm 64.30125.6DL
 34.8Kohm 64.34825.6DL
 45Kohm 64.45325.6DL

Table 15-3. GB2B-64 and GB4B-128 Multi-level Mode Strapping

| Strap Pin Name | Logical Strapping Bit 3 | Logical Strapping Bit 2 | Logical Strapping Bit 1 | Logical Strapping Bit 0 |
|----------------|--|-------------------------|-------------------------|-------------------------|
| ROM_CLK | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| ROM_S1 | RAM_CFG[3] | RAM_CFG[2] | RAM_CFG[1] | RAM_CFG[0] |
| ROM_S0 | DEVID_SEL | PCIE_CFG | SM8_ALT_ADDR | VGA_DEVICE |
| STRAP0 | Keep foot print for pull-up to 3V3_A0H and pull-down to GND and stuff 50kΩ pull-up. | | | |
| STRAP1 | Keep foot print for pull-up to 3V3_A0H and pull-down to GND for forward compatibility. | | | |
| STRAP2 | | | | |
| STRAP3 | | | | |
| STRAP4 | | | | |



Wistron Corporation
 緯創資通
 GPU GPIO/STRAP
 Newgate 1M



1V_VGACORE_S0

VGA1E 5 OF 17


VGA1G 7 OF 17

VGA1I 9 OF 17


VGA1H 8 OF 17



N15P-GT-A2-GP
071.0N15P.000U
Muxless




N15P-GT-A2-GP
071.0N15P.000U
Muxless




N15P-GT-A2-GP
071.0N15P.000U
Muxless


VGA1H 8 OF 17



N15P-GT-A2-GP
071.0N15P.000U
Muxless




PD change 0626




PD change 0625

VGA1F 6 OF 17



N15P-GT-A2-GP
071.0N15P.000U
Muxless



Place near J8/K8 Place near L8/M8 Place near GPU

| | |
|-------------|----|
| 4.7uF (X6S) | 15 |
| 1uF (X6S) | 8 |
| 22uF (X5R) | 7 |
| 4.7uF (X5R) | 5 |
| 330uF (POS) | 1 |

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

GPU POWER/GND (5/5)

Size: Custom Document Number: Newgate Rev: 1M

Date: Wednesday, August 12, 2015 Sheet: 80 of 105





| TABLE GDDR5 VIDEO MEMORY | | 72.05224.A0U | 72.20325.B0U | | |
|------------------------------------|--|--------------------------|----------------------------|----------------------------|--------------------------------|
| | | HYNIX 2GBITS (64Mx32) | SAMSUNG 2GBITS (64Mx32) | HYNIX 4GBITS (128Mx32) | SAMSUNG 4GBITS (128Mx32) |
| U91 U92 U93 U94 U95 U96 U97 U98 | | H5GQ2H24AFR-T2C | K4G20325FD-FC04 | H5GC4H24MFR (tentative) | K4G41325FC-HC03 (tentative) |

↑
LOGIC

CHECK PM AVL

FB CMD mapping Mode H -N15P-GX GDDR5

— <<>> MDA[63..0] 78







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM 1,2 (1/4)**

Size: Document Number
Custom: **Newgate** Rev: **1M**

Date: Tuesday, August 18, 2015 Sheet: 81 of 105







<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Heian 221, Taiwan, R.O.C.


Title **VRAM 3,4 (2/4)**

Size Document Number
 Custom **Newgate**

Date: 1/28/2015, August 18, 2015 Sheet 82 of 105 Rev **1M**




FOR VRAM1/ VRAM2




CLOSE TO THE MEMORY

FOR VRAM3/ VRAM4



CLOSE TO THE MEMORY



<Core Design>








緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **VRAM 5,6 (3/4)**

Rev: **1M**

Document Number: **Newgate**

Date: Tuesday, August 18, 2015 Sheet: 83 of 105














VGA : N15P GX
 Config : B
 EDP-Continuous : 49A
 EDP-Peak : 76A

CHECK SPEC

| | Config : D | Config : C | Config : B |
|-----------|------------|------------|------------|
| EDP-Cont. | 33.5 A | 35 A | 43 A |
| EDP-Peak | 51.5 A | 40.89 A | 80 A |
| PR8222 | 27K ohm | 39K ohm | 20K ohm |
| PR8206 | 7.5K ohm | 30K ohm | 20K ohm |
| PR8208 | 0 ohm | 3K ohm | 2K ohm |
| PR8209 | 6.2K ohm | 24K ohm | 18K ohm |
| PR8214 | 1.74K ohm | 3K ohm | 0 ohm |
| PC8223 | 5.6nF | 1.8nF | 2.7nF |



Poisent (13.3k) and hades setting

different 1.15V VCC L09A

Dr-BIOS.COM

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehlin, Taipei Hsien 221, Taiwan, R.O.C.


Core Design

VGA Power B


File: _____
 Size: _____ Document Number: _____
 Custom: _____
 Date: 11/23/2015 August 18, 2015 Sheet 85 of 105
 Rev 1M
 Newgate

| Ocp Setting | |
|-------------|-----|
| High | 16A |
| Floating | 12A |
| Low | 8A |


1D35V_VGA_S0




1D05V_VGA_S0



3D3V_VGA_S0




Dr-Bios.com




SA做實驗

Dr-Bios.com

| | | | |
|--------------------------------|----------|--|---------------|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Discharge | | | |
| Title | | Document Number | |
| Size A | | Newgate | |
| Date: Tuesday, August 18, 2015 | Sheet 87 | of | 105 |
| | | | Rev 1M |



<Core Design>

| | |
|---|--------------------------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title TPM/NPCT650 | |
| Size A4 | Document Number Newgate |
| Date: Tuesday, August 18, 2015 | Rev 1M |
| Sheet 91 | of 105 |

Dr-Bios.com

5 4 3 2 1
6,23 XDP_PREQ# <<< 1 TP9901 TPAD14-OP-GP

6,23 XDP_PRDY# >>> 1 TP9902 TPAD14-OP-GP

17 ITP_PMODE >>> 1 TP9903 TPAD14-OP-GP

6,23 PROC_TRST# >>> 1 TP9905 TPAD14-OP-GP

6,17 PROC_JTAG_TDO <<< 1 TP9907 TPAD14-OP-GP

6 CFG3 <<>> 1 TP9904 TPAD14-OP-GP

6,17 PROC_JTAG_TMS <<< 1 TP9906 TPAD14-OP-GP

6,17 PROC_JTAG_TDI >>> 1 TP9908 TPAD14-OP-GP

17 H_TCK >>> 1 TP9910 TPAD14-OP-GP

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|----------------|--------------------------|-----------------|
| Title | | |
| CPU XDP | | |
| Size | Document Number | Rev |
| A | Newgate | 1M |
| Date: | Tuesday, August 18, 2015 | Sheet 99 of 105 |

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Table of Content**

| | | |
|-----------|-----------------------------------|------------------|
| Size A | Document Number Newgate | Rev 1M |
|-----------|-----------------------------------|------------------|

Date: Wednesday, August 12, 2015 Sheet 100 of 105

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

A

Newgate

1M

Date: Wednesday, August 12, 2015

Sheet 101 of 105

Dr-Bios.com

5


4

3


2

1

PCH SMBus Block Diagram




KBC SMBus Block Diagram




<Core Design>

| | | | |
|---------------------|----------------------------|--|------------|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| SMBUS BLOCK DIAGRAM | | | |
| Size | Document Number | Rev | |
| Custom | Newgate | 1M | |
| Date: | Wednesday, August 12, 2015 | Sheet | 104 of 105 |

Thermal Block Diagram



Audio Block Diagram



<Core Design>

| | |
|---|--------------------------------|
| 緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Thermal /AUDIO Block Diagram | |
| Size Custom | Document Number Newgate |
| Date: Wednesday, August 12, 2015 | Rev 1M |
| Sheet 105 of 105 | 105 |