

Hades_840M_ULT Schematics Document

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Cover Page		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 1 of	102

Dr-Bios.com

Hades ULV Board Block Diagram

Project code : 4PD02F010001
 PCB P/N : 14205
 Revision : -1



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichā, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichā, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Block Diagram	
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Thursday, May 22, 2014	Sheet	2 of 102

D

C

B

A


Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (Reserved)		
Size	Document Number				Rev
A4	Hades 840M ULT				-1
Date:	Wednesday, April 30, 2014		Sheet	3	of 102



Layout Note:

1. SM_RCOMP trace width=12~15mil
2. Isolation Spacing: 20mil
3. Total trace length<500mil


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (THERMAL/CLOCK/PM)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 4 of	102

Dr-Bios.com



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size: Custom Document Number: **Hades 840M ULT** Rev: **-1**



Date: Wednesday, April 30, 2014 Sheet 5 of 102

SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	
CFG4	1: Disable 0: Enable



Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"> • CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. • PCI Express* Static x16 Lane Numbering Reversal. • CFG[4]: eDP enable <ul style="list-style-type: none"> - 1 = Disabled - 0 = Enabled • [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands. 	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals


The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD - these signals should not be connected
- RSVD_TP - these signals should be routed to a test point
- RSVD_NCTF - these signals are non-critical to function and may be left unconnected

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (CFG)	
Size Custom	Document Number
Hades 840M ULT	
Date: Wednesday, April 30, 2014	Rev -1
Sheet 6	of 102

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



HADES

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (VCC CORE)	
Size	Document Number
Custom	Hades 840M ULT
Date: Wednesday, April 30, 2014	Rev -1
Sheet 7	of 102

SSID = CPU

HDMI

54 HDMI_DATA_CPU_N2 <<<
 54 HDMI_DATA_CPU_P2 <<<
 54 HDMI_DATA_CPU_N1 <<<
 54 HDMI_DATA_CPU_P1 <<<
 54 HDMI_DATA_CPU_N0 <<<
 54 HDMI_DATA_CPU_P0 <<<
 54 HDMI_DATA_CPU_N3 <<<
 54 HDMI_DATA_CPU_P3 <<<



Layout Note:

Design Guideline:
 EDP_COMP keep routing length max 100 mils.
 Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



HADES

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date Wednesday, April 30, 2014	Sheet 8	of 102

Dr-Bios.com

SSID = CPU



Layout Note:


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VSS)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 9 of 102	


Dr-Bios.com



For Intel Recommend EE Part



SB 20140402



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES






緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP1)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 10 of 102







Dr-Bios.com

擺放電容的位置請參考 Page 21, 每個位置如下

MAX: 1.92A




MAX: 0.285A



HADES



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title: CPU (Power CAP2)</p>		
Size: Custom	Document Number: Hades 840M ULT	Rev: -1
Date: Wednesday, April 30, 2014	Sheet 11 of 102	








Note:
 If SA0 DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0 DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32

SODIMM Memory Connectivity and Topology
 ODT Signal Connectivity and Support
 For DDR3L SODIMM designs, Intel recommends ODT signals not to be routed between CPU and DIMM on platform, leave ODT at CPU as no-connect (open), and tie DIMM ODT to VDDQ through FET and resistor. The reason for this additional ODT-control circuitry on the platform is to save power dissipation by turning off VDDQ to DIMM during low power states, as ODT signal is terminated to VTT through RTT on SODIMM. The ODT value for DDR3L SODIMM 1-3PC platform will be encoded in the write command and use RTT_NOM = 0 and RTT_WR = (60,120) Ohm.
 * CPU ODT output would be NOCON
 * SODIMM ODT input should be tied to VDDQ through a FET and a resistor to support low power states.




Layout Note:
 Place these Caps near SO-DIMMA.
SODIMM A DECOUPLING









13.37 VREF_CA >>> VREF_CA
 4.13.86 DDR3_DRAMRST# >>> VREF_DQ0
 0D675V_VREF_S0 >>> VREF_DQ0

62.10024.S61
 2ND = 62.10024.M51
 3RD = 62.10024.Q71
 4TH = 62.10017.L21



Note:
 SO-DIMMB SPD Address is 0xA4
 SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



5

4

3

2

1

D

D

C

C

B


B

A

A









Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title		
(Reserved) SODIMM SODIMM4		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 14 of 102

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU(EDP SIDE BAND/GPIO/DDI)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date Wednesday, April 30, 2014	Sheet 15	of 102

Dr-Bios.com

USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port3
3	
4	BT
5	
6	CCD
7	Card Reader



Layout Note:
 1. PCIe_RCOMP / PCIe_IREF trace width=12-15mil
 2. Isolation Spacing: 12mil
 3. Total trace length<500mil

Layout Note:
 1. USB_COMP using 50 ohm single-ended impedance
 2. Isolation Spacing :15mil
 3. Total trace length<500mil

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils


Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title CPU (PCI/USB)		
Size A3	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 16	of 102

Dr-Bios.com



Follow Intel CRB

Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (DMI/FDI/PM)

Size A3 Document Number: Hades 8400M ULT Rev -1

Date: Wednesday, April 30, 2014 Sheet 17 of 102

Dr-Bios.com




Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 24)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RTC/LPC/SATA/HDA)**
Size: Custom
Date: Wednesday, April 30, 2014
Sheet 19 of 102

Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
CPU (POWER1)		
Size	Document Number	Rev
A3		-1
Date:	Wednesday, April 30, 2014	Sheet 21 of 102

Dr-Bios.com




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (RSVD)	
Size	Document Number
Custom	Hades 840M ULT
Date:	Rev
Wednesday, April 30, 2014	-1
Sheet 22 of 102	

Dr-Bios.com







Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--	---

Title		
CPU (VSS)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date	Wednesday, April 30, 2014	Sheet 23 of 102


Dr-Bios.com



Model_ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
V430	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
Hades UMA	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
Hades DIS 840	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V
Hades DIS 850	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V
Hades DIS 860	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Poseidon DIS 840	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Poseidon DIS 860	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Poseidon DIS 870	100.0 K	143.0 K	1.350 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V



AUT_LOAD_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.300 V	3.3054	>= 3.000 V
90W	100.0 K	N/A	0.000 V	0.0000	< 0.150 V
30W	100.0 K	100.0 K	0.300 V	0.3055	< 0.425 V
45W	20.0 K	100.0 K	0.550 V	0.5592	< 0.694 V
120W	33.0 K	100.0 K	0.819 V	0.8312	< 0.937 V
135W	47.0 K	100.0 K	1.055 V	1.0695	< 1.177 V
150W	64.9 K	100.0 K	1.314 V	1.3312	< 1.467 V
Reserved	76.8 K	100.0 K	1.433 V	1.4497	< 1.542 V
Reserved	100.0 K	100.0 K	1.650 V	1.6665	< 1.842 V



ICID_VIN_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
SC	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V
-1	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.350 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V



SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil

SPI FLASH ROM (8M byte)
 1ST= 072.02564.0001(AMIC A25LQ64M)
 2ND=072.25B64.0001(Gigadevice GD25B64BSIGR)
 purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
 72.25647.00A (MXIC MX25L6473EM2I)

Figure 28-1. SPI Topology (Single Device)






Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)

Parameter	Segment	Stackup	Unit	Routing Recommendation
Resistor	R1		ohm	15
	R2		ohm	1k
	R3		ohm	33


Notes:
 1. SPI_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
 2. Place R1 closer to driver side to effectively damping the undershoot and overshoot.
 3. All TPM branches/connections (TPM_MOSI, TPM_MISO, TPM_CLK, and PCH_CS2#) can be left as NC if SPI TPM is not implemented.



SSID = RBAT



--->>>SPI_SI_ROM 86
 --->>>SPI_CLK_ROM 86
 --->>>SPI_SO_ROM 86



SPI Socket for LAB stage

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Flash(KBC+PCH)/RTC**

Size A3 Document Number: **Hades 8400 ULT** Rev: **-1**




Date: Wednesday, April 30, 2014 Sheet 25 of 102

Dr-Bios.com

Thermal sensor G788



Layout Note:
 Layout notice :
 Both DXP and DNX routing 10 mil trace width and 10 mil spacing.
 2. System Sensor, Put on palm rest



ALERT# / T CRIT# Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	77°C	87°C	97°C	107°C	117°C
79°C	79°C	89°C	99°C	109°C	119°C
81°C	81°C	91°C	101°C	111°C	121°C
83°C	83°C	93°C	103°C	113°C	123°C
85°C	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal 7718/Fan Controller P2793**






Size: A3 Document Number: **Hades 840M ULT** Rev: **-1**

Date: Wednesday, May 14, 2014 Sheet 26 of 102



Output Gain Table

R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB



Dr-Bios.com

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Audio AMP ALC1001


Size A3	Document Number	Rev -1
Date: Wednesday, May 14, 2014	Sheet 28 of 102	

SSID = AUDIO

Speaker

Layout Note:
Trace width=40mil


- 28.86 AMP_SPK1_L- >>>
- 28.86 AMP_SPK1_L+ >>>
- 27.86 AUD_SPK1_L- >>>
- 27.86 AUD_SPK1_L+ >>>
- 28.86 AMP_SPK1_R- >>>
- 28.86 AMP_SPK1_R+ >>>
- 27.86 AUD_SPK1_R- >>>
- 27.86 AUD_SPK1_R+ >>>






Combo Jack

SB 20140410

SB 20140410



-1 20140522



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date:	Thursday, May 22, 2014	Sheet 29 of 102



Dr-Bios.com

40 mils

C3008: close to Pin32
C3007: close to Pin11 (RTL8111 only)



Layout:
For RTL8111G(S)
close to each VDD10 pin
C3024: close to Pin8
C3025 close to Pin30
C3026: close to Pin3
C3027: close to Pin22



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LAN (RTL8111G(S))		
Size A3	Document Number Hades 840M ULT	Rev -1
Date Wednesday, April 30, 2014	Sheet 30	of 102

5

4

3

2

1

D

D

C

C

B


B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--

Title		
RTS5170(CARD READER)		

Size	Document Number	Rev
A4	Hades 840M ULT	-1



Date: Wednesday, April 30, 2014	Sheet 32 of 102
---------------------------------	-----------------

Dr-Bios.com

Dr-Bios.com





HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title Card Reader CONN (Reserved)</p>		
Size Custom	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 33 of	102



USB 3.0 Connector
Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+



Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Heil Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **USB 2.0 / 3.0 Port**

Size: Custom Document Number: **Hades 840M ULT** Rev: -1

Date: Monday, May 19, 2014 Sheet: 34 of 102

D

D

C

C

B

B

A

A

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		
USB CHARGER		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 35 of 102

Dr-Bios.com



Power Sequence




ANNIE Run Power



Discharge circuit



Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER OCP / S3 reduction

Size
Custom

Document Number

Hades 840M ULT


Rev

-1

Date: Wednesday, April 30, 2014

Sheet 37 of 102

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
DS3		
Title	DS3	
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 38 of 102

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title		
1D05 M		


Size	Document Number	Rev
A4	Hades 840M ULT	-1

Date: Wednesday, April 30, 2014	Sheet 39 of 102
---------------------------------	-----------------

Dr-Bios.com


ANNIE solution

Adaptor in to generate DCBATOUT




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
DCIN JACK		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 42	of 102


Dr-Bios.com

Battery Reset




SB 20140401

Battery Insert



Battery Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title BATT CONN		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 43 of 102	

Dr-Bios.com

SSID = Charger



Item	Part No.	Qty	Unit	Notes
1	64.16025.6DL	1	DL	65W Adapter
2	64.60425.6DL	1	DL	90W Adapter

Battery OCP		R3	R4
6 Cell (3S2P)	7A	105K	52.3K
4 Cell (4S1P)	4A	165K	52.3K

Battery UVP		R5	R6
6 Cell (3S2P)	9V	165K	71.5K
4 Cell (4S1P)	12V	110K	71.5K

Battery OVP		R7	R8
6 Cell (3S2P)	13.2V	90.9K	71.5K
4 Cell (4S1P)	17.6V	51.1K	71.5K

Wistron Confidential Document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin-Tai Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.



File	CHARGER_HPA02224
Size	Document Number
Content	Hades 840M ULT
Date	Friday, May 16, 2014

Page 45 of 102

SSID = CPU.Regulator

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4607	75K	75K	OCP
PR4602	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP

SB 20140327




PR4221 = 1R
2012.0529 . wayler

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	TPS51624 CPUCORE(1/2)	
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date	Thursday, May 15, 2014	Sheet 46 of 102

Dr-Bios.com





	15W	28W
PR4704	15.8K	19.6K
PU4701	74.97374.043	74.97374.043

PR4704 28W P/N:64.19625.6DL

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
TPS51624 CPU CORE(2/2)		
Size	Document Number	Rev
B	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 47 of 102



TPS51716 for 1D05V

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm



EN. Setting


Vout. Setting

Cyntec. 7x7x3, 1R0
Dcr : 6.7 ~ 7.4 mOhm
Idc : 12A Isat : 15 A

Design Current=3A
OCp > 6A

MODE

PR5006	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	Tracking Discharge
1k ohm	500kHz	



Freq. Setting

OCP. Setting

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title DC to DC 1D05V(SY8208D)		
Size A3	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 48	of 102

SSID = PWR.Plane.Regulator_lp2v0p6v


RT8231 for VDDQ



SB 20140328

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm




IccMAX = 4.4A
OCP > 8A

Close to output cap pin1, not inside of the output cap

$V_{out} = 0.675 \times (1 + R1/R2)$
 $= 0.675 \times (1 + 20/20)$
 $= 1.35$

+0.675VS
Iomax: 1.2A



Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **1D8V S0 TLV62065**

Size A4 Document Number **Hades 840M ULT** Rev **-1**

Date: Wednesday, April 30, 2014 Sheet 50 of 102

Dr-Bios.com

5


4

3

2

1



TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V




HADES
 Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D5V_S0 SYW232			
Size Custom	Document Number		Rev
	Hades 840M ULT		-1
Date:	Thursday, May 15, 2014		Sheet 51 of 102



SSID = VIDEO



Inverter Power



T-COM Power



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LCD Connector

Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 52 of	102

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B


B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
---	--

Title		
CRT Board Connector (Reserved)		

Size	Document Number	Rev
A4	Hades 840M ULT	-1


Date: Wednesday, April 30, 2014	Sheet 53 of 102
---------------------------------	-----------------

Dr-Bios.com

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

HDMI CONN



Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title HDMI Level Shifter/Connector		
Size A3	Document Number Hades 840M ULT	Rev -1
Date Friday, May 09, 2014	Sheet 54	of 102

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size

Document Number

Rev

A4

Hades 840M ULT


-1

Date: Wednesday, April 30, 2014

Sheet 55 of 102


Dr-Bios.com

SATA HDD Connector



AC coupling caps near connector < 100 mils

SATA ODD Connector



AC coupling caps near connector < .00 mils

-1 20140516

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD / ODD		
Size	Document Number	Rev			
Custom	Hades 840M ULT	-1			
Date:	Friday, May 16, 2014	Sheet	56	of	102

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B


B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---



Title		E-SATA
-------	--	---------------

Size	Document Number	Rev
A4	Hades 840M ULT	-1

Date: Wednesday, April 30, 2014	Sheet 57 of 102
---------------------------------	-----------------

Dr-Bios.com

Mini Card Connector(802.11a/b/g/n)



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **MINICARD(WLAN)**

Size Custom Document Number **Hades 840M ULT** Rev **-1**

Date: Wednesday, May 14, 2014 Sheet 58 of 102

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Dr-Bios.com

Title			
WWAN CONN			
Size	Document Number		Rev
A4	Hades 840M ULT		-1
Date: Wednesday, April 30, 2014		Sheet 59	of 102

5

4

3

2

1

Mini Card Connector (NGFF m-SATA)

17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports

The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

- Notes:
- For PCIe only application, please refer to the PCIe guidelines for details.
 - For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
 - For PCIe/SATA muxed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.




Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 24)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Dr-Bios

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: **m-SATA Connector**

Size: Document Number: **Hades 840M ULT** Rev: **-1**


Date: W8018353, May 14, 2014 Sheet: 60 of 102

SSID = User.Interface


Power Button_LED






Power STDBY_LED




Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)



Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
緯創資通			
LED Bard/Power Button			
Title	Document Number		Rev
Size A4	Hades 840M ULT		-1
Date: Friday, May 09, 2014	Sheet 61	of	102

Dr-Bios.com




Precision Touch Pad

I2C Addr. = 0X2C (Synaptics)

Pin Number	Pin Definition
1	VCC (3.3V_S0 / 3.3V_S5)
2	PS/2 Clock
3	PS/2 Data
4	GND
5	I2C Data
6	I2C Clock
7	Interrupt# / Wake#
8	Button# / LID_CLOSED#



Internal KeyBoard Connector






Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**
 Size: Custom Document Number: Hades 840M ULT Rev: -1
 Date: Friday, May 16, 2014 Sheet: 62 of 102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size

Document Number

Rev

A4


Hades 840M ULT

-1

Date: Friday, May 16, 2014

Sheet 63 of 102

102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Hall Sensor		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 64 of 102	

Dr-Bios.com

SB 20140401



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Dubug connector		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 65 of 102

Dr-Bios.com


Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Dr-Bios.com

SENSOR HUB			
Size A4	Document Number Hades 840M ULT	Rev -1	
Date: Wednesday, April 30, 2014	Sheet 66	of	102







3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_I0VDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μF	X6S 0402	1	Under GPU
	4.7 μF	X6S 0603	1	Hear GPU
	10 μF	X5R 0805	1	Midway between GPU and Power Supply
	22 μF	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3-256	1.0 μF	X6S 0402	4	Under GPU
	4.7 μF	X6S 0603	2	Hear GPU
	10 μF	X5R 0805	4	Midway between GPU and Power Supply
	22 μF	X5R 0805	4	Midway between GPU and Power Supply

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 μF	X5R	0402	1 Near GPU
4.7 μF	X5R	0603	2 Near GPU







HADES

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU(PEG)
Size: Custom
Document Number: Hades 840M ULT
Date: Wednesday, April 30, 2014
Rev: -1
Sheet 73 of 102

Dr-Bios.com




Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	GPU (DIGITALOUT)
Size	Document Number
A3	Hades 840M ULT
Date	Rev
Wednesday, April 30, 2014	-1
Sheet 74	of 102



Mode D Command Mapping (D0-05803-001_V04_P_16_Table 21)

N15x DDR3 mode D	Data Bits (31:0)	Data Bits (63:32)
PBx_CMD0	CS0#	
PBx_CMD1	ODT	
PBx_CMD2	CKE	
PBx_CMD3	A14	A14
PBx_CMD4	ROT	ROT
PBx_CMD5	A9	A9
PBx_CMD6	A7	A7
PBx_CMD7	A2	A2
PBx_CMD8	A0	A0
PBx_CMD9	A4	A4
PBx_CMD10	A3	A3
PBx_CMD11	BA0	BA0
PBx_CMD12	WE#	WE#
PBx_CMD13	A15	A15
PBx_CMD14	CAS#	CAS#
PBx_CMD15	CS0#	CS0#
PBx_CMD16	ODT	
PBx_CMD17	A13	A13
PBx_CMD18	A8	A8
PBx_CMD19	A6	A6
PBx_CMD20	A11	A11
PBx_CMD21	A5	A5
PBx_CMD22	A3	A3
PBx_CMD23	BA1	BA1
PBx_CMD24	A12	A12
PBx_CMD25	A10	A10
PBx_CMD26	RAS#	RAS#
PBx_CMD27		
PBx_CMD28		
PBx_CMD29		
PBx_CMD30		
PBx_CMD31		

Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
G082-64	0.1 μF	X7R 0402	2	Under GPU
	1 μF	X7R 0603	2	Under GPU
	4.7 μF	X5R 0805	2	Under GPU
G084-128	0.1 μF	X7R 0402	4	Under GPU
	1 μF	X7R 0603	4	Under GPU
	4.7 μF	X5R 0805	2	Under GPU
G085	0.1 μF	X7R 0402	4	Under GPU
	1 μF	X7R 0603	4	Under GPU
	4.7 μF	X5R 0805	2	Under GPU
G083-256	0.1 μF	X7R 0402	8	Under GPU
	1 μF	X7R 0603	14	Under GPU
	4.7 μF	X5R 0805	10	Under GPU
G085	10 μF	X5R 0805	6	Near GPU
	22 μF	X5R 0805	6	Near GPU

Notes:
 1. At least two GND vias and two Power vias for each capacitor, all values in this table are preliminary. Final values may change.
 2. If a single partition 64-bit GPT is the G084-128 package is used, population only half of the recommended number of decoupling capacitors of G084-128.

Table 3-14. FBx_FLL_AVDD and FB_DLL_AVDD Filtering

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
G082-64	FBx_FLL_AVDD	0.1 μF	X7R 0402	2	Under GPU
	FB_DLL_AVDD	22 μF	X5R 0805	1	Near GPU
G084-128	FBx_FLL_AVDD	0.1 μF	X7R 0402	3 (1 per bit)	Under GPU
	FB_DLL_AVDD	22 μF	X5R 0805	1	Near GPU
G083-256	FBx_FLL_AVDD	0.1 μF	X7R 0402	4 (1 per bit)	Under GPU
	FB_DLL_AVDD	22 μF	X5R 0805	1	Near GPU

Note: Filtering for FBx_FLL_AVDD on G083-256 is combined with PLL filtering in section 3.9.2.

Wistron Confidential document. Anyone can scan, duplicate, modify, forward or any other program application without get Wistron permission.

緯創資通
Wistron Corporation
 21F, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei 305, Taiwan, R.O.C.

GPU (VRAM I/F)

Doc No: **Hades 840M ULT**

Rev: **1**



Date: **Monday, May 11, 2015**

Table 3-32. G82B-64 and G84B-128 PLLVDD Filtering

GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
G82B-64 and G84B-128	PLLVDD	0.1 µF	X7R 0402	1	Under GPU
		22 µF	X5R 0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.05)	0402	1	Near GPU

Table 3-33. 5P_PLLVDD and VID_PLLVDD Power Rail Filtering Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
G82B-64	5P_PLLVDD + VID_PLLVDD	0.1 µF	X7R 0402	1 per ball	Under GPU
G84B-128	5P_PLLVDD	4.7 µF	X5R 0603	1	Near GPU
G83726		22 µF	X5R 0805	1	Near GPU
		Bead Type			
		180 Ω (ESR=0.2)	0603	1	Near GPU





Manufacturer	Part Number	Die	Package	Temp. Range	Production Status
Hynix	H5TC4G63AFR-11C	A-die	Ox0	1000	N/A
Micron	MT41J256M16HA-093G-E	E-die	Ox1	1000	1322
Samsung	K4W4G1646D-BC1A	D-die	Ox2	1000	N/A

Table 113. Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD33	Pull-down to GND	Hex Value
4.99 k	1000	0000	Hynix
10.0 k	1001	0001	
15.0 k	1010	0010	Samsung
20.0 k	1011	0011	
24.9 k	1100	0100	
30.1 k	1101	0101	
34.8 k	1110	0110	
45.3 k	1111	0111	

Table 15-3. G82B-64 and G84B-128 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR1_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE



Check with NV/ Ken

Manufacturer	Part Number	Die	Package	Temp. Range
Hynix	H5TC4G63AFR-11C	A-die	Ox0	1000
Micron	MT41J256M16HA-093G-E	E-die	Ox1	1000
Samsung	K4W4G1646D-BC1A	D-die	Ox2	1000

Wistron Confidential Document. Anyone can not disclose, modify, forward or any other actions application without get Platform permission.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Rd, Hsin-Tai, Hsin-Tai, Taiwan 305, R.O.C.

GPU (GPIO/STRAP)
Hades 840M ULT

Doc: Hades_840M_ULT -1

Dr-Bios




Table 3-6. HVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments	
GB26-64	4.7 μ F	X65 0603	10	10	Under GPU	
	1 μ F	X65 0402	4	4	Under GPU	
	4.7 μ F	XSR 0805	1	1	Hear GPU	
	22 μ F	XSR 0805	1	1	Hear GPU	
	4.7 μ F	XSR 0805	5	5	Hear GPU	
	330 μ F	POS 7343	1	1	Hear GPU	ESR \leq 6 m Ω
GB4B-128	4.7 μ F	X65 0603	15	15	Under GPU	
	1 μ F	X65 0402	8	8	Under GPU	
	22 μ F	XSR 0805	14	7	Hear GPU	See Note 2
	4.7 μ F	XSR 0805	5	5	Hear GPU	
GB3-256	330 μ F	POS 7343	2	2	Hear GPU	ESR \leq 6 m Ω
	0.1 μ F	X7R 0402	20	20	Under GPU	
	4.7 μ F	X65 0603	40	40	Under GPU	
	10 μ F	XSR 0805	4	4	Hear GPU	
	22 μ F	XSR 0805	11	11	Hear GPU	
	400 μ F	XSR 1206	4	0	Hear GPU	
330 μ F	POS 7343	4	4	Hear GPU	ESR \leq 6 m Ω	

Notes:
 1. Generally the decoupling capacitor footprint requirement will remain the same but the population may get updated or may differ per GPU SKU. Always refer to the latest PHH for any HVDD decoupling requirement update for specific GPU SKUs.
 2. Combine 7 co-layout two 0805 footprints into each of the POSCAP footprint. So a total of four 0805 footprints should be placed inside the two POSCAP foot prints, allocating fourteen 0805 footprints total.

Table 3-27. 3.3V Power Rail Decoupling

GPU Package	Rail	Capacitor Type	Footprint	Population	Location	
GB26-64	3V3_MA8H	0.1 μ F	X65 0402	2	2	Under GPU
GB4B-128		1 μ F	XSR 0603	1	1	Hear GPU
GB3-256		4.7 μ F	XSR 0603	1	1	Hear GPU
GB26-64	3V3_AOH1	0.1 μ F	X65 0402	1	1	Under GPU
GB4B-128		1 μ F	XSR 0603	1	1	Hear GPU
GB3-256		4.7 μ F	XSR 0603	1	1	Hear GPU

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission.

HADES

緯創資通 Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU (POWER/GND)
 Size: Document Number
 Date: Wednesday, April 30, 2014 Sheet 77 of 102

Rev -1









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		
	FBVDDQ	FBVDD	Location
FBVDD/Q Combined			
0.1 μF	X7R	0402	2
1.0 μF	X7R	0603	4
10 μF	X5R	0805	0
FBVDD/Q Separate			
0.1 μF	X7R	0402	4
1.0 μF	X7R	0603	3
10 μF	X5R	0805	0

Note: *Location is close to DRAM, for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size: Custom Document Number

Date: Wednesday, April 30, 2014

Sheet 78 of 102

Rev -1

Dr-Bios.com









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location
	FBVDDQ	FBVDD	
FBVDD/Q Combined			
0.1 μF X7R	0402	2	Under DRAM
1.0 μF X7R	0603	4	Under DRAM
10 μF X5R	0805	0	Close to DRAM
FBVDD/Q Separate			
0.1 μF X7R	0402	4	2 Under DRAM
1.0 μF X7R	0603	3	1 Under DRAM
10 μF X5R	0805	0	0 Close to DRAM

Note: *Location is close to DRAM for clamshell mode.



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Hades 840M ULT** Rev: **-1**

Date: Wednesday, April 30, 2014 Sheet 79 of 102

Dr-Bios.com








Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population		Location		
	FBVDDQ	FBVDD			
FBVDD/Q Combined					
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU-VRAM5,6 (3/4)
Size: Document Number
Custom: Hades 840M ULT
Date: Wednesday, April 30, 2014 Sheet 80 of 102

Dr-Bios.com







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population			Location
	FBVDDQ	FBVDD		
0.1 μF	X7R	0402	2	Under DRAM
1.0 μF	X7R	0603	4	Under DRAM
10 μF	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μF	X7R	0402	4	Under DRAM
1.0 μF	X7R	0603	3	Under DRAM
10 μF	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size: Custom Document Number

Date: Wednesday, April 30, 2014





Sheet 81 of 102

Rev: **Hades 840M ULT -1**






VGA : N15P GT
 Config : B
 EDP-Continuous : 49A
 EDP-Peak : 76A

	Config : D	Config : C	Config : B
EDP-Cont.	33.5 A	35 A	43 A
EDP-Peak	51.5 A	40.89 A	80 A
PR8222	27K ohm	39K ohm	20K ohm
PR8206	7.5K ohm	30K ohm	20K ohm
PR8208	0 ohm	3K ohm	2K ohm
PR8209	6.2K ohm	24K ohm	18K ohm
PR8214	1.74K ohm	3K ohm	0 ohm
PC8223	5.6nF	1.8nF	2.7nF



470uF/2V, 7.5 x 4.5 x 2.1
 ESR=9mohm
 Ripple Current=3000 mA



Dr-Bios.com


Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission.

HADES 緯創資通 Wistron Corporation
 31F, 88, Sect.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: RT8812A VGA CORE
 Document Number: Hades 840M ULT
 Rev: -1
 Date: Monday, May 22, 2017 Sheet: 52 of 102

NN30331A for VGA_1D5V(For VRAM DDR3)

VGA_CORE&1D05V_VGA_S0 Discharge Circuit



3D3V_S0 to 3D3V_VGA_S0 1D05V_S0 to 1D05V_VGA_S0



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


DISCRETE VGA POWER

Title: Hades 840M ULT
 Size: Document Number
 Customer: Rev: -1
 Date: Thursday, May 22, 2014 Sheet: 83 of 102



Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--	---


Title		
Switchable GFX LCD(2/2)		

Size	Document Number	Rev
A4	Hades 840M ULT	-1






























Date: Wednesday, April 30, 2014	Sheet 85 of 102
---------------------------------	-----------------

Dr-Bios.com

Check test point



Test Point放在Dimm Door打開可量測處



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

HADES
UNUSED PARTS/EMI Capacitors
Hades 840M ULT
-1

Dr-Bios.com

5

4

3

2

1

D

D

C

C

B

B

A

A

Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

HADES


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title			NFC
-------	--	--	------------

Size	Document Number	Rev
A4	Hades 840M ULT	-1

Date: Wednesday, April 30, 2014	Sheet 87 of 102
---------------------------------	-----------------

Dr-Bios.com



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		TPM (SLB655T)	
Size	Document Number		Rev
A4	Hades 840M ULT		-1
Date	Tuesday, May 06, 2014		Sheet 88 of 102

Dr-Bios.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--	---



Title		
Finger Print		

Size	Document Number	Rev
A4	Hades 840M ULT	-1


Date: Wednesday, April 30, 2014	Sheet 89 of 102
---------------------------------	-----------------

Dr-Bios.com


Intel-Power Up Sequence



HASWELL POWER UP SEQUENCE DIAGRAM



Dr-Bios.com



Dr-Bios.com


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram		
Size A3	Document Number Hades 840M ULT	Rev -1
Date Wednesday, April 30, 2014	Sheet 100	of 102

PCH SMBus Block Diagram




KBC SMBus Block Diagram




Dr-Bios.com

Thermal Block Diagram



Audio Block Diagram



Dr-Bios.com