



















ZQK ULV SYSTEM BLOCK DIAGRAM

Memory Down x8pcs



128Mb X 16 * 4pcs = 1GB
256Mb X 16 * 4pcs = 2GB




TPL@	Touch panel
TPM@	TPM module
NP@	Normal panel(Default)
CH@	Charge function(Default)
NCH@	No Charge function
EV@	Optimize SKU
RAMID@	RAMID strap pin
SUG@	LAN Surge
NSW@	w/o Dongle switch
SW@	w Dongle switch
KBL@	KB Backlight LED
RD@	mSATA Re-driver

Dr-Bios.com

Ivy Bridge Processor (DMI,PEG,FDI) (CPU)

02

PEG_ICOMPI and RCOMPO signals should be shorted and routed with
 - max length = 500 mils
 - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with
 - max length = 500 mils
 - typical impedance = 14.5 mohms



PCI EXPRESS -- GRAPHICS

Intel(R) FDI


DMI

DP

eDP_ICOMPO 12mil
eDP_ICOMPO 4mil

DP & PEG Compensation



CAD Note: Place PU resistor within 2 inches of CPU



DG 1.0 :
 The recommended AC cap value is changed to 220nF for compatibility with PCIe Gen3 on future platforms.
 For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.



eDP Hot-plug (Disable)

HPD PU/PD resistor values based on CRB and different to DG




Quanta Computer Inc.
 PROJECT : ZQK
 Size Document Number Rev 1A
 Ivy Bridge 1/5 (HOST & PCIE)
 Date: Monday, January 07, 2013 Sheet 2 of 46



Ivy Bridge Processor (CLK,MISC,JTAG) (CPU)



If motherboard only supports external graphics or if it supports Processor Graphics but without eDP: Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor. Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor.




Memory Down Layout notes
 CAD NOTE: All DDR_COMP signals should be routed such that :-
 - max length = 500 mils
 - trace width = 15mils and
 - MB trace impedance < 68 mohms (worst case resistance)





XDP_TCLK_VT (R746, 51J_4)
XDP_TRST# (R744, 51J_4)

When MP, JTAG PU/PD resistor can be removed? (Yes Intel, TDI, TDO, TMS, TRST#, TCK, PREQ#, PRDY#)

Thermal Trip (CPU)



S3 leakage circuit (CPU)



Quanta Computer Inc.
PROJECT : ZQK




Size: Document Number
Ivy Bridge 2/5 (CLK & JTAG)
 Rev 1A

Date: Monday, January 07, 2013 Sheet 3 of 46



Ivy Bridge Processor (CPU)

Channel A: On board RAM 2Rx16 8pcs

Channel B: SO-DIMM



S3 leakage circuit (CPU)



Quanta Computer Inc.
PROJECT : ZQK
Ivy Bridge 3/5 (DDR3 I/F)
Date: Monday, January 07, 2013
Sheet 4 of 46

IVY Bridge Processor (POWER) (CPU)

CPU VCCIO
IVY 17W:8.5A
SNB : Spec
330uF/6mohm x 2 330uF/6mohm x 1
10uF x 10 10uF x 10
1uF x 26 1uF x 26



CPU VCCAXG
IVY 17W:TDC 18A
Spec
3.9mD/LoadlineDesign
total : 1uF x 11
total : 10uF x 6
total : 22uF x 6
total : 470u x 1 (power side 2)

CPU VCCPL
IVY 17W:1.5A
Spec
330uF/6mohm x 1 10uF x 2
1uF x 2







IVY SPEC
330uF/6mohm x 1 10uF x 3
10uF x 5

IVY Bridge Processor (GRAPHIC POWER) (GPU)

CPU VDDQ
IVY 45W:5A
Spec
330uF/6mohm x 1
10uF x 8
1uF x 10









CPU Core Power
IVY 17W:TDC 33A
IVY SPEC
1.9mD/LoadlineDesign
total : 2.2uF x 35
total : 22uF x 12
total : 470u x 3 (Power side 1)



Tables for IV and SN Bridge VID control, showing VID[0], VID[1], and VCCSA/VCCSA_VDDQ levels.

IVY Bridge Processor (GND) (CPU)

IVY Bridge Processor (RESERVED, CFG) (CPU)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training






Quanta Computer Inc.

PROJECT : ZQK

Ivy Bridge 5/5 (GND)

Size Document Number Rev 1A

Date: Monday, January 07, 2013 Sheet 6 of 46



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_V - R291 *1KJ 4 SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R508 *1KJ 4 PCI_GNT3# [9]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R564 *330KJ 4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		R507 *1KJ 4 BBS_BIT1 [9]
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R627 *1KJ 4 BBS_BIT0
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	[34] ME_WR# - R536 *0J 4 ACZ_SDOUT_R
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc	R606 *2.2KJ 4 +1.8V R613 *1KJ 4 DF_TV5 [10] H_SNB_IVB# [3]
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 10K)	R299 *1KJ 4 PLL_OVDR_EN [10]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 - R164 *1KJ 4 ACZ_SYNC_R
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_S5 - R622 *1KJ 4 PCH_GPIO15 [10]
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC - R557 *330KJ 4 R553 *330KJ 4 DSWVREN [7]
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V_V - R697 *1KJ 4 NV_ALE [9]

SATA0GP/GPIO21
SATA4GP/GPIO16
SATA5GP/GPIO49
If these pins are unused use 8.2k to 10k pull-up to +Vcc3_3 or 8.2k to 10k pull-down to ground

Used as GPIO only. at chklist 1.2



Default weak pull-up on GNT0/1#
(Need external pull-down for LPC BIOS)

ME_WR default EC setting folating


for future CPU, Sandy Bridge NC
DF_TV5 needs to be pulled up to VccDPTERM power rail
through 2.2 kohm ±5% - R8361 change to 0 or not??

Needs to be pulled High for Chief River platform
chklist 2.0


CPT/PPT (PCI,USB,NVRAM) (CLG)




PLTRST#(CLG)




PCI/USBOC# Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)



SMBus(EC) (CLG)



DDRIII Memory down strap (CLG)




EV@: For Optimize SKU IV@: For UMA SKU

	GPU PW_CTRL# (GPIO68)	SU_ID1 (GPIO14)	SU_ID0 (GPIO14)	Va_BV signal	Setup Menu
UMA Only	1	0	0	UMA	Hidden
GPU Only	0 or 1	0	1	GPU	Hidden
Switchable (Max)	0	1	0	UMA+GPU	GPU/SS
Optimize (Max/less)	0	1	1	UMA/SS	UMA boot







!GPU_PW_CTRL#

1 = GPU power is control by H/W (pure Discrete SKU)
 0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)





CPT/PPT (GPIO,VSS_NCTF,RSVD) (CLG)



SATA2GP/SATA3GP : When Unused as GPIO or SATA*GP - Use 8.2K-10K pull-down to ground by chklst 2.0
 NOTE: The internal pull-down is disabled after PLTRST# deasserts.
 NOTE: This signal should not be pulled high when strap is sampled.





High	Low
BOARD_ID0	GDDR5
BOARD_ID1	Disable on board memory
BOARD_ID2	Pin8 of SYNAPTICS and ELAN are NC pin Default is pull high
BOARD_ID3	BIOS maybe will use EEPROM detection
BOARD_ID4	No touch panel



Quanta Computer Inc.
 PROJECT : ZQK


Size Document Number
PCH 4/6 (GPIO/MISC)
 Date: Monday, January 07, 2013 Sheet 10 of 46 Rev 1A

IBEX PEAK-M (GND) (CLG)





Quanta Computer Inc.
PROJECT : ZQK


Size	Document Number	Rev
	PCH 6/6 (GND)	1A
Date:	Monday, January 07, 2013	Sheet 12 of 46




PC2100 DDR3 SDRAM SO-DIMM (204P)



Place these Caps near SO_DIMM-A





20121203 : Add 39pF for ESD



	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1


Layout Notes:
+1.05V_GFX trace width = 250mils





1001 : Remove 3V3MISC by FAE Nelson suggestion
FAE : Please use +3V_GFX to instead 3V3MISC power rail





1001 : Remove 3V3MISC's Cap by FAE Nelson suggestion



1001 : Remove 3V3MISC by FAE Nelson suggestion
FAE : Please use +3V_GFX to instead 3V3MISC power rail



LAYOUT NOTES:
UNDAER: WITHIN 150MILS
NEAR: WITHIN 1378MILS



Layout Notes:
Place decoupling CAPs close to GPU







Figure 3-18. PEX_RST_N Timing for GPU
Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T_{FVPERL_G}	$T_{FVPERL_G} \geq 108r$	
$T_{PERST_CLK_G}$	$T_{PERST_CLK_G} \geq 1T_{REF_CLK}$	




PEG_RST timing




Quanta Computer Inc.
PROJECT : ZQK

Size	Document Number	Rev
	DGPU 1/5 (PEG)	1A
Date:	Monday, January 07, 2013	Sheet 16 of 46






LAYOUT NOTES:
 UNDAER: WITHIN 150MILS
 NEAR: WITHIN 1318MILS

NV_PLLVDD 0.3MM=12mils 78mA



GPU_SP_PLLVDD 0.3MM=12mils



Quanta Computer Inc.
 PROJECT : ZQK

Size	Document Number	Rev
	DGPU 3/5 (Display)	1A
Date:	Monday, January 07, 2013	Sheet 18 of 46

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_OEN3	PCI_MAX_SPEED	DP_PLL_VDD33

STRAP3
Optimus → 4.99k PD
Discrete only → 15K PD



Resistor PIN
4.9K → CS2492FB26
10K → CS31002FB26
15K → CS31502FB24
20K → CS32002FB29
24.9K → CS32492FB18
30.1K → CS33012FB18
34.8K → CS33482FB22
45.3K → CS34532FB18

Table 123 Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note below
STRAP1	RAM_CFG[1]	10k Ω	See Note below
STRAP2	RAM_CFG[2]	10k Ω	See Note below
STRAP3	RAM_CFG[3]	10k Ω	See Note below
STRAP4	PCI_MAX_SPEED	10k Ω	Pull-down to GND



1001: Remove 3V3MISC by FAE Nelson suggestion
FAE: Please use +3V_GFX to instead 3V3MISC power rail



- A. ROM_SI - Memory strap
- B. ROM_SO - 5k pull high
- D. STRAP 0 - 45k pull high
- E. STRAP 1 : GV2 - 45k pull down
- GT - 5k pull down
- F. STRAP 3 - 5k pull down
- C2. For N14P-GV2+SDDR3 sku
N14P-GV2 OS device ID=0x1292 'This is QS device ID
- 1. ROM_SCLK = 5k pull high
- 2. STRAP2 = 15k pull down
- 3. STRAP4 = 45 pull down For N14P-GV2 QS
- N14P-GT device ID=0x0FE4
- 1. ROM_SCLK = 15k pull down
- 2. STRAP2 = 25k pull down
- 3. STRAP4 = 45k pull down

0817: FB_CLAMP have PD, EC programming to avoid leakage
0928 FAE Nelson: Add a MOS to avoid power leakage issue pin 2 connect to +3V_GFX power rail




Table 3. N14M-G5/LP and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production Candidate
		0x5	1.5 V/ 1.5 V	K4V2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G-K	1000	1150	Production Candidate
		0x3	1.5 V/ 1.5 V	MT41J128M16JT-107G-K	900	1150	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4V4G1646E-HC11	900	H/A	Production Candidate
		0x1	1.5 V/ 1.5 V	MT41R256M16H4-107G-E	900	H/A	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G-K	1000	1150	Production Candidate
		0x3	1.5 V/ 1.5 V	MT41J128M16JT-107G-K	900	1150	Production Candidate

Table 2. N14M-GE/GL DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0x5	1.5 V/ 1.5 V	K4V4G1646E-HC11	900	H/A	Production ready
		0x3	1.5 V/ 1.5 V	MT41R256M16H4-107G-E	900	H/A	Production ready
	Hynix	0x3	1.5 V/ 1.5 V	H5TQ4G3MFR-11C	900	H/A	Production ready
		0x4	1.5 V/ 1.5 V	H5TQ4G3AFR-11C	900	H/A	Post Production Candidate

Table 8. N14P-G5/LP/GE/GT DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production ready
		0x5	1.5 V/ 1.5 V	K4V2G1646E-BC11	900	1204	Production ready
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G-K	1000	1204	Production ready
		0x3	1.5 V/ 1.5 V	MT41J128M16JT-107G-K	900	1150	Production ready
Hynix	0x6	1.5 V/ 1.5 V	H5TQ2G43FR-11C	1000	H/A	Production Candidate	
	0x3	1.5 V/ 1.5 V	H5TQ2G43FR-11C	900	H/A	Production Candidate	



Table 1. N14M-GE/GL DDR3 Recommended Memories 128Mx16 Configuration





Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V/ 1.5 V	MT41J128M16JT-093G-K	1000	1234	Production ready
		0x5	1.5 V/ 1.5 V	MT41J128M16JT-107G-K	900	1150	Production ready
	Samsung	0x5	1.5 V/ 1.5 V	K4V2G1646E-BC1A	1000	1204	Production ready
		0x3	1.5 V/ 1.5 V	K4V2G1646E-BC11	900	1204	Production ready
Hynix	0x6	1.5 V/ 1.5 V	H5TQ2G43FR-11C	1000	H/A	Production ready	
	0x3	1.5 V/ 1.5 V	H5TQ2G43FR-11C	900	H/A	Production ready	

Vendor	Strap	Q PN	MEM. PN	Freq.	GPU
Micron	0001	AKD5PGT105	MT41K256M16HA-1070-E	900MHz	N14P-GT1 & GV2
Hynix	0110	AKD5MWTW17	H5TQ2G43FR-11C	900MHz	N14P-GT7



SMBus (VGA)

1001: Remove 3V3MISC by FAE Nelson suggestion
FAE: Please use +3V_GFX to instead 3V3MISC power rail






LAYOUT NOTES:
UNDAER: WITHIN 150MILS
NEAR: WITHIN 1378MILS





for meet Power down sequence for +3V_GFX



20120911: D6002 no stuff when GC6 support.




0816 GC6 need system 3V to control FBVDDQ




20120914: H/W Add for HWPG 1.5VGF

2012018: Circuit combination



CHANNEL A: 1024MB DDR3




VMA_CLK0
R498 EV@162/F_4



Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)

VMA_CLK1
R542 EV@162/F_4


Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)






mini DP ML (DPP)



Layout Notes: Place near Pin13 and Pin14




ESD Protect (EMC)




Layout Notes: Place decoupling CAPs close to Connector Close to DP connector

mDP AUX (DPP)

20121018 : Follow Intel DG to exchange pin1/6 of Q41




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDS signal (DC couple)




Quanta Computer Inc.
PROJECT : QJK

Size: Document Number: Mini DP
Date: Monday, January 07, 2013 Sheet: 23 of 46 Rev: 1A

HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




25


HDMI DDC (HDM)



EMI (EMC)




HDMI-detect (HDM)




		Quanta Computer Inc. PROJECT : ZQK	
		Size Document Number HDMI	Rev 1A
Date: Monday, January 07, 2013		Sheet 25 of 46	

MAIN SATA HDD (HDD)




Layout Notes:
Place decoupling CAPs close to Connector

TPM (TPM)




3/5VPCU reset switch (CLG)




		Quanta Computer Inc.
		PROJECT : ZQK
Size	Document Number	Rev 1A
SATA-HDD/TPM		
Date:	Monday, January 07, 2013	Sheet 27 of 46

LAN/Card reader (LAN)



Transformer (LAN)





CARD READER CONNECTOR (MMC)



Share Pin

SP1	SD D7	MS INS#	xD RDY
SP2	SD D6	MS INS#	xD RE#
SP3	SD D5	MS INS#	xD CE#
SP4	SD D4	MS INS#	xD WE#
SP5	SD D1	MS CLK	xD D6
SP6	SD D0	MS D7	xD D5
SP7	SD CLK	MS D3	xD D4
SP8	SD CMD	MS D6	xD D3
SP9	SD D3	MS D2	xD D2
SP10	SD D2	MS D7	xD D7
SP11	MS BS	MS BS	xD CLE
SP12	SD WP	MS D1	xD WP#
SP13	SD CD#	MS D5	xD ALE
SP14	MS D4	MS D4	xD D0
SP15	MS D0	MS D0	xD D1
SP16		MS D0	xD CD#





EMI




SD/MMC CARD READER (MMC)



USB3.0 (USB)



USB2.0 (USB)





USB Charger to 3.0 (USB)


Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP_Auto	NO	S4-S5	1800mA	1800mA

CB	SELCDP	Function
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only (depending on external device)

CH@: Default stuff



I/O board (USB)



Quanta Computer Inc.
PROJECT : ZQK



Size: Document Number
Date: Monday, January 07, 2013

INT&EXT USB


Rev: 1A

Sheet 31 of 46


K/B (KBC)




TOUCHPAD BOARD CONN (TPD)




KB_BL LED (KBC)



FAN1 For CPU (THM)



FAN2 For GPU (THM)




Dr-Bios.com


		Quanta Computer Inc. PROJECT : ZQK	
		Size: Document Number KB/TP/FAN	Rev: 1A
Date: Monday, January 07, 2013		Sheet: 32 of 46	

LED(UIF)


Power LED




Battery





Stitching cap (EMC)




HOLE(OTH)



BATT Enable short pad



		Quanta Computer Inc. PROJECT : ZQK	
		Size Document Number LED/ Hole	Rev 1A
Date: Monday, January 07, 2013		Sheet 33 of 46	



+5VPCU
 5 Volt +/- 5%
 TDC : 7A
 PEAK : 9A
 OCP : 10A
 Width : 280mil

+3VPCU
 3.3 Volt +/- 5%
 TDC : 5.5A
 PEAK : 7.5A
 OCP : 9A
 Width : 220mil

OCP:10A
 L(ripple current)
 = (9-5)*5/(2.2u*0.3M*9)
 = 3.367A
 Iocp=10-(3.367/2)=8.32A
 Vth=(8.32A*14mOhm)+1mV=117.43mV
 R(Ilim)=(117.43mV*8)/10uA
 =93.944K

OCP:9A
 L(ripple current)
 = (9-3.3)*3.3/(2.2u*0.355M*9)
 ~2.676A
 Iocp=9-(2.676/2)=7.66A
 Vth=(7.66A*14mOhm)+1mV=108.27mV
 R(Ilim)=(108.27mV*8)/10uA
 =86.614K

TDC : 1.5A
 PEAK : 2A
 Width : 80mil


TDC : 2.5A
 PEAK : 3.4A
 Width : 100mil

TDC : 1.7A
 PEAK : 2.3A
 Width : 80mil

TDC : 1.2A
 PEAK : 1.6A
 Width : 50mil

Quanta Computer Inc.
 PROJECT : ZQK

Size	Document Number	Rev
	SYSTEM 5V/3V (TPS51225)	1A
Date:	Monday, January 07, 2013	Sheet 36 of 46



TDC : 0.38A
PEAK : 0.5A
Width : 20mil

TDC : 0.75A
PEAK : 1A
Width : 40mil

+1.5VSUS
1.5 Volt +/- 5%
TDC : 14A
PEAK : 18A
OCP : 20A
Width : 560mil


VREF=1.8V

RDSON=4.3mohm

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


OCP=20A
I ripple current
= $(19-1.5) * 1.5 / (0.36u * 400k * 19)$
=9.594A
 $V_{trip} = 20 - (9.594 / 2) * 4.3mohm$
=0.065372V
 $R_{limit} = 0.065372 / 10uA * 8 = 52.297Kohm$



TDC : 0.38A
PEAK : 0.5A
Width : 20mil

Quanta Computer Inc.
PROJECT : ZQK

Size	Document Number	Rev
	DDR 1.5V(TPS51216)	1A
Date:	Monday, January 07, 2013	Sheet 37 of 46




+1.05V
 1.05 Volt +/- 2%
 TDC : 14A
 PEAK : 17A
 OCP : 20A
 Width : 560mil

OCP=20A
 L ripple current
 $= (19 - 1.05) * 1.5 / (0.68 \mu * 500k * 19)$
 $= 2.918A$
 $V_{trip} = 20 - (2.918 / 2) * 4.3mohm$
 $= 0.07972V$
 $R_{limit} = 0.07972 / 10 \mu A * 8 = 63.781Kohm$

RC filter is for improve
 Jitter performance.

Close to output cap

RDSon 4.3mOhm




+VCCSA
0.9 Volt +/- 2%
TDC : 3A
PEAK : 4A
Width : 120mil

VID0	VID1	+VCCSA
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

default 0.9V

Quanta Computer Inc.
PROJECT : ZQK

Size	Document Number VCCSA(TPS51463)	Rev 1A
Date:	Monday, January 07, 2013	Sheet 39 of 46



VCC_SENSE
VSS_SENSE
Parallel

Close to the CPU side.

VCC_AXG_SENSE
VSS_AXG_SENSE
Parallel

Close to the CPU side.

Close to VR

1.7V Thermal shutdown setting 104C

Place NTC close to the GFX CORE Hot-Spot.

Place NTC close to the VCORE Hot-Spot.

VR_ON PU to 5V for test mode

Close to the VR side.

Close with phase1 inductor for faster response

+VCC_CORE
TDC : 16A
PEAK : 33A
OCP : 40A
Width : 1320mil

VCORE Load Line : 2.9mV/A


AXG

+VCC_GFX
TDC : 21.5A
PEAK : 33A
OCP : 38A
Width : 1320mil


GFX_CORE Load Line : -3.9mV/A for GT2

Quanta Computer Inc.
PROJECT : zQK


Size	Document Number	Rev
	+VCC_CORE/+VGFX (TPS1650)	1A
Date:	Monday, January 07, 2013	Sheet 40 of 46




Thermal protection



For EC control thermal protection (output 3.3V)





PROJECT : ZQK		
Size	Document Number	Rev
		1A
+1.8V/Discharge/Thermal		
Date:	Monday, January 07, 2013	Sheet 41 of 46




10/5 Reserve switching power for +1.5V_GFX

OCP=7.5A
L ripple current
= $(19-1.5) * 1.5 / (2.2u * 290k * 19)$
=2.165A
Vtrip= $7.5 - (2.165/2) * 14mohm$
=0.0898V
Rlimit= $0.0898 / 10uA * 8 = 71.873Kohm$




Dr-Bios.com




+VGPU_CORE
 1 Volt +/- 5%
 TDC : 45A
 PEAK : 58A
 OCP : 70A
 Width : 1800mil


Add 3 GND VIAs
 for thermal pad

Place NTC close to the
 VGPU Hot-Spot.


 Quanta Computer Inc. PROJECT : ZQK		
Size	Document Number	Rev
	+VGPU_CORE(UP1642PQAG)	1A
Date:	Monday, January 07, 2013	Sheet 43 of 46



Power Sequence




All rails must be powered off within 10 ms from the first rail powering off.

 Quanta Computer Inc. PROJECT : ZQR		Rev
		1A
Power Sequence		
Size	Document Number	Date: Monday, January 07, 2013
		Sheet 44 of 46

SLP_S3#(SUSB#):
S3 Sleep Power plane control Assertion of SLP_S3# shuts off power to non-critical components when system transitions to S3, S4, or S5 states.

SLP_S4#(SUSC#):
S4 Sleep Power plane control - Assertion of SLP_S4# shuts power off to non-critical components when system transitions to S4 or S5 state.



Dr-Bios.com

Model

Date

CHANGE LIST

ZQK

1.Change C774 from 0.1uF to 39pF for ESD
 2.Add C841-C850 39pF for ESD
 3.Change U19,U21,U23,U26,U43,U46,U48,U49 PN from AKD5JGST404 to AKD5JGST407

1.Change LED1/LED2 PN : BEB00028ZA0 : FP : led19-123-y2st1d-c30-2t-4p
 2.Change R383/R392 from 47 ohm to 56 ohm

1.Change SW2 PN : DHPATE2CK03 : FP : sw-ate-2ck-v-tr-4p

1.Delete PL2/PL3/PL4/PL5
 2.Add RTC charge circiut and modify CN14 PN and FP (DFHS02FS032/ml1220-smt)
 3.Update CN4 FP to "dp-adis0022-p001a-20p-smt"

1.Add mSATA re-driver circuit
 2.Change CN22 PN & FP as same as CN13

1.Modify Hole4 FP to H-TC197BC142D142P2
 2.Change mSATA redriver power rail to +1.5V

1.Add R828-R831 for co-layout
 2.Add N14M-GE binary strap setting information

1.Change USB DB power to 4 pins
 2.Change CN4 PN to DFTD20FR001

1.Update Hole6/Hole17/Hole22 FP
 2.Add C866 by FAE suggestion
 3.Change C706 from 10uF to 4.7uF
 4.Add pull down 100K by EC-Anda command (R832/R833/R834)
 5.Change TEMP_MBAT fromPJ1 pin 5 to pin 6 (BATT_EN#) , then pin 6 is NC pin
 6.Un stuff PR96
 7.Add R835 and change R785 to 5.1M ohm
 8.Mark R746 to NSW@ due to pin18 of U7 has internal +3V

1.SUSLED# power from +3V_S5 to +3V_PCU (for Deep S3)
 2.Change eDP connector CN8 PN and FP (DFHS40FS095 / gs12401-1011-40p-r-nh-smt)

1.Add net PCH_SUSWARN# connect to Pin78 of EC (GPJ2)
 2.Add net PCH_SUSACK# connect to Pin79 of EC (GPJ3)

1.Change PR191 PU voltage from +3V to +3V_S5

1.Unstuff PR28/PR30
 2.Reserve R837

1.Change PU4 PN from AL001642000 to AL001642001

1.Change U15 PN from AJ085870F03 to AJ085870F04

1.Co-layout mSATA re-driver IC-U51 (PS8521A & ASM1466)

1.Unstuff PR191 (Already PU on HW side)
 2.Reserve R842/R843

1.SWAP EC pin : BATLED1# change to pin32 ; ME_WR# change to pin25

1.Change U38 PN from AJ0QPRG0T03 to AJSLJ8C0T05

1.Update Hole6/Hole17 FP
 2.Update Pad1 PN to FBZRK011010
 3.Update Hole4 PN to FBAJ2005010



Quanta Computer Inc.

PROJECT : ZQK

DOC NO.

PROJECT MODEL :

ZQK

APPROVED BY:

DATE:

Change list

PART NUMBER:

DRAWING BY:

REVISION:

Dr-Bios.com