

Husk/Petra UMA/Muxless Schematics Document Ivy Bridge Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.


Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size	Document Number	Rev	
A3	Husk/Petra	-2	
Date:	Thursday, April 19, 2012	Sheet	1 of 103

Husk and Petra Block Diagram (Optimus/UMA/co-lay)

Project code : 91.4TU01.001
PCB P/N :
Revision : -2



CHARGER	
BQ24727	40
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8223MGQW	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
CPU DC/DC	
ISL95836HRTZ	42~43
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
ISL95836HRTZ	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC	
TPS51218DSCR	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8207LGQW	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
LDO	
RT9025-25ZSP	47
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0
LDO	
G978	48
INPUTS	OUTPUTS
1D05_VTT	0D85V_S0
VGA	
ISL62882CHRTZ	92
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	
93	
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
1D05V_VTT	1D05V_VGA_S0
1D5V_S3	1D5V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Block Diagram**
Size A3 Document Number: **Husk/Petra** Rev: **-2**
Date: Wednesday, September 05, 2012 Sheet 2 of 103

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following XXRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW_Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB Bus	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMM (SPD) SO-DIMM (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

VB


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3 Document Number **Husk/Petra** Rev **-2**

Date: Thursday, April 19, 2012 Sheet 3 of 103

SSID = CPU



71.00IVY.A0U

Dr-Bios.com


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (PCIe/DMI/FDI)

Size: A3 Document Number: Husk/Petra Rev: -2

Date: Thursday, April 19, 2012 Sheet 4 of 103

SSID = CPU




IVB

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (THERMAL/CLOCK/PM)**

Size Custom	Document Number Husk/Petra	Rev -2
Date: Thursday, April 19, 2012		Sheet 5 of 103

SSID = CPU



Dr-Bios.com

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**


Size A3 Document Number: **Husk/Petra** Rev: **-2**

Date: Thursday, April 19, 2012 Sheet 6 of 103

SSID = CPU


PEG Static Lane Reversal

CFG2 1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed




Enabl EDP function

CFG4 1: Disable
0: Enable



PCIe Port Bifurcation Straps

CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING

CFG7 1: PEG Train immediately following xxRESETB de assertion
0: PEG Wait for BIOS for training



Do Not Stuff TP701
Do Not Stuff TP702
Do Not Stuff TP703








71.00IVY.A0U

Dr-Bios.com

IVB

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (RESERVED)	
Size A3	Document Number
Husk/Petra	
Date: Thursday, April 19, 2012	Sheet 7 of 103
Rev	-2



HY-BRIDGE-GP-NF

71.00IVY.A0U



Wistron Corporation

21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (VCC CORE)


Document Number: Husk/Petra

Date: 10/2009, October 09, 2012

Sheet 8 of 103

Rev -4M

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.




PROCESSOR DDR 1.5V QUIET RAIL (B6A only)
+V1.5S_VCCD_Q should be short to +V1.5S_VCCDDQ on board

VCCSA_VID[0]	VCCSA_VID[1]	Selected VCCSA (XE & SV segments)	Selected VCCSA (ULV segment)
0	0	0.9 V	0.9 V
0	1	0.8 V	0.85 V
1	0	0.725 V	0.775 V
1	1	0.675 V	0.75 V



SSID = CPU

CPU1H 8 OF 9




VSS

IVY-BRIDGE-GP-NF

71.00IVY.A0U



CPU1I 9 OF 9



VSS

NCTF

NCTF TEST PIN :

A5, A57, BG61, BG5

BG57, C3, E1, E61

VSS_NCTF_1#A5

VSS_NCTF_2#A57

VSS_NCTF_3#BG61

VSS_NCTF_4#BG5

VSS_NCTF_5#BG57

VSS_NCTF_6#C3

VSS_NCTF_7#E1

VSS_NCTF_8#E61

VSS_NCTF_9

VSS_NCTF_10

VSS_NCTF_11

VSS_NCTF_12

IVY-BRIDGE-GP-NF

71.00IVY.A0U

IVB

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VSS)		
Size	Document Number	Rev
A3	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 10 of 103



Dr-Bios.com

IVB		
緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
XDP		
Size	Document Number	Rev
A3	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 11 of 103

(Blanking)

Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet 12 of	103

(Blanking)

Dr-Bios.com

IVB

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	-------------------------------------------------------------------------------------------------------------

Title	Reserved	
-------	-----------------	--

Size A4	Document Number Husk/Petra	Rev -2
------------	--------------------------------------	------------------

Date: Thursday, April 19, 2012	Sheet 13 of 103
--------------------------------	-----------------

SSID = MEMORY






6 M_A_A[15:0] >>>

6 M_A_BS2 >>>
6 M_A_BS0 >>>
6 M_A_BS1 >>>
6 M_A_DQ[63:0] <<<

6 M_A_DQS[7:0] >>>
6 M_A_DQS[7:0] <<<

6 M_A_DIM0_ODT0 >>>
6 M_A_DIM0_ODT1 >>>
DDR_VREF_S3 ○
M_VREF_DQ_DIMM0 ○
15.37 DDR3_DRAMRST# >>>

M_A A0	98	A0
M_A A1	97	A1
M_A A2	96	A2
M_A A3	95	A3
M_A A4	92	A4
M_A A5	91	A5
M_A A6	90	A6
M_A A7	86	A7
M_A A8	89	A8
M_A A9	88	A9
M_A A10	107	A10/AP
M_A A11	84	A11
M_A A12	83	A12
M_A A13	119	A13
M_A A14	80	A14
M_A A15	78	A15
M_A BS2	79	A16/BA2
M_A BS0	109	BA0
M_A BS1	108	BA1
M_A DQ0	5	DQ0
M_A DQ1	7	DQ1
M_A DQ2	15	DQ2
M_A DQ3	17	DQ3
M_A DQ4	4	DQ4
M_A DQ5	6	DQ5
M_A DQ6	16	DQ6
M_A DQ7	18	DQ7
M_A DQ8	21	DQ8
M_A DQ9	23	DQ9
M_A DQ10	23	DQ10
M_A DQ11	35	DQ11
M_A DQ12	22	DQ12
M_A DQ13	24	DQ13
M_A DQ14	34	DQ14
M_A DQ15	36	DQ15
M_A DQ16	39	DQ16
M_A DQ17	41	DQ17
M_A DQ18	51	DQ18
M_A DQ19	53	DQ19
M_A DQ20	40	DQ20
M_A DQ21	42	DQ21
M_A DQ22	50	DQ22
M_A DQ23	52	DQ23
M_A DQ24	67	DQ24
M_A DQ25	59	DQ25
M_A DQ26	67	DQ26
M_A DQ27	69	DQ27
M_A DQ28	66	DQ28
M_A DQ29	58	DQ29
M_A DQ30	68	DQ30
M_A DQ31	70	DQ31
M_A DQ32	129	DQ32
M_A DQ33	131	DQ33
M_A DQ34	141	DQ34
M_A DQ35	143	DQ35
M_A DQ36	130	DQ36
M_A DQ37	132	DQ37
M_A DQ38	140	DQ38
M_A DQ39	142	DQ39
M_A DQ40	147	DQ40
M_A DQ41	149	DQ41
M_A DQ42	157	DQ42
M_A DQ43	159	DQ43
M_A DQ44	146	DQ44
M_A DQ45	148	DQ45
M_A DQ46	158	DQ46
M_A DQ47	160	DQ47
M_A DQ48	163	DQ48
M_A DQ49	165	DQ49
M_A DQ50	175	DQ50
M_A DQ51	177	DQ51
M_A DQ52	164	DQ52
M_A DQ53	166	DQ53
M_A DQ54	174	DQ54
M_A DQ55	176	DQ55
M_A DQ56	181	DQ56
M_A DQ57	183	DQ57
M_A DQ58	191	DQ58
M_A DQ59	193	DQ59
M_A DQ60	180	DQ60
M_A DQ61	182	DQ61
M_A DQ62	192	DQ62
M_A DQ63	194	DQ63
M_A DQS#0	10	DQS#0
M_A DQS#1	27	DQS#1
M_A DQS#2	45	DQS#2
M_A DQS#3	62	DQS#3
M_A DQS#4	135	DQS#4
M_A DQS#5	152	DQS#5
M_A DQS#6	169	DQS#6
M_A DQS#7	186	DQS#7
M_A DQS0	12	DQS0
M_A DQS1	29	DQS1
M_A DQS2	47	DQS2
M_A DQS3	64	DQS3
M_A DQS4	137	DQS4
M_A DQS5	154	DQS5
M_A DQS6	171	DQS6
M_A DQS7	188	DQS7
M_A DIM0_ODT0	116	ODT0
M_A DIM0_ODT1	120	ODT1
DDR_VREF_S3	126	VREF_CA
M_VREF_DQ_DIMM0	1	VREF_DQ
RESET#	30	RESET#
VTT1	203	VTT1
VTT2	204	VTT2




Tracew should be at least 20 mils wide

DM1
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.M51
3rd = 62.10024.G21



SSID = MEMORY



DM2
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.M51
3rd = 62.10024.G21

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

DDR3-SODIMM2

Document Number
Husk/Petra

Rev
-2






Date: Thursday, April 19, 2012 Sheet 15 of 102

(Blanking)


Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date: Thursday, April 19, 2012		Sheet 16	of 103



Dr-Bios.com



BOOT BIOS Strap		
SNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)

USB Table

Pair	Device
0	USB2.0 Ext. port 1
1	USB3.0/USB2.0 Ext. port 2
2	
3	CCD
4	
5	
6	may not be available
7	may not be available
8	
9	USB2.0 Ext. port 3
10	
11	Mini Card1 (WLAN+BT)
12	
13	


Dr-Bios.com

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



PCH (PCI/USB/NVRAM)
 Size: Custom Document Number: **Husk/Petra** Rev: **-2**
 Date: Thursday, October 11, 2012 Sheet 18 of 103

SSID = PCH

Signal Routing Guideline:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




S0_PWR_GOOD after PM_SLP_S3# delay 200 ms









DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled



Dr-Bios.com

SSID = PCH



PCIECLKRQ1# and PCIECLKRQ2# Support S0 power only

Dr-Bios.com

Wistron Corporation

21F, 86, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI-E/SMBUS/CLOCK/CL)

Size: Document Number



Customer: Husk/Petra

Date: 1/25/2012, October 05, 2012

Sheet: 20 of 103



Rev: -2

SSID = PCH




RTC Reset

INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs






Flash Descriptor Security Override

HDA_SDOOUT	Low = Default High = Enable
------------	--------------------------------




PLL ODVR VOLTAGE

HDA_SYNC	Low = 1.8V (Default) High = 1.5V
----------	-------------------------------------



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



71.PANTH.00U











IVB

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Custom Document Number
Customer: **Husk/Petra** Rev: **-2**

Date: Tuesday, October 09, 2012 Sheet: 21 of 103



Pass Word Clear

NCTF RES# PIN:
 A1, A4, A6, A8, A5, A6, B3, B47, B49, B8, B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, C1, C48, D1, D49, E1, E49, F1, F49

FDI_OVRVLGT	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI_OVRVLGT	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

PLL_ON_DIE_VR_ENABLE	
	NOTE: This signal has a weak internal pull-up 20K ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT DISABLED -- LOW (R2212 STUFFED)

IVB

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (GPIO/CPU)		
Size	Document Number	Rev
Custom	Husk/Petra	-2
Date:	10uesday, October 09, 2012	Sheet 22 of 103



Dr-Bios.com






Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
V5REF_SUS	VCC3_3	<ul style="list-style-type: none"> a) VCC3_3 must be powered up before V5REF_SUS within 0.7 V. b) If VCC3_3 is more than 3 V, then the duration of this condition needs to be less than 20 ms. 	<ul style="list-style-type: none"> a) V5REF_SUS must be powered down after VCC3_3 within 0.7 V.
V5REF	VCC3_3	<ul style="list-style-type: none"> a) V5REF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if V5REF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms. 	<ul style="list-style-type: none"> a) V5REF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



SSID = PCH

PCH1H 8 OF 10

H5	VSS0	
AA17	VSS1	VSS80 AK38
AA2	VSS2	VSS81 AK4
AA3	VSS3	VSS82 AK42
AA33	VSS4	VSS83 AK46
AA34	VSS5	VSS84 AK6
AB11	VSS6	AL16
AB14	VSS7	VSS85 AL17
AB39	VSS8	VSS86 AL19
AB4	VSS9	VSS87 AL2
AB43	VSS10	VSS88 AL21
AB5	VSS11	VSS89 AL23
AB7	VSS12	VSS90 AL26
AC19	VSS13	VSS91 AL27
AC2	VSS14	VSS92 AL31
AC21	VSS15	VSS93 AL33
AC24	VSS16	VSS94 AL34
AC33	VSS17	VSS95 AL34
AC34	VSS18	VSS96 AL48
AC48	VSS19	VSS97 BC32
AD10	VSS20	VSS98 AM11
AD11	VSS21	VSS99 AM39
AD12	VSS22	VSS100 AM43
AD13	VSS23	VSS101 AM45
AD19	VSS24	VSS102 AM46
AD24	VSS25	VSS103 AM7
AD26	VSS26	VSS104 AN2
AD27	VSS27	VSS105 AN29
AD33	VSS28	VSS106 AN3
AD34	VSS29	VSS107 AN3
AD36	VSS30	VSS108 AN31
AD37	VSS31	VSS109 AP12
AD38	VSS32	VSS110 AP19
AD39	VSS33	VSS111 AP28
AD4	VSS34	VSS112 AP30
AD40	VSS35	VSS113 AP32
AD42	VSS36	VSS114 AP38
AD43	VSS37	VSS115 AP4
AD45	VSS38	VSS116 AP42
AD46	VSS39	VSS117 AP46
AD8	VSS40	VSS118 AP8
AE2	VSS41	VSS119 AR2
AE3	VSS42	VSS120 AR48
AE10	VSS43	VSS121 AT11
AE12	VSS44	VSS122 AT13
AD14	VSS45	VSS123 AT18
AD16	VSS46	VSS124 AT22
AE16	VSS47	VSS125 AT26
AE19	VSS48	VSS126 AT28
AE24	VSS49	VSS127 AT30
AE26	VSS50	VSS128 AT32
AE27	VSS51	VSS129 AT34
AE29	VSS52	VSS130 AT39
AF31	VSS53	VSS131 AT42
AF38	VSS54	VSS132 AT46
AF4	VSS55	VSS133 AT7
AF42	VSS56	VSS134 AU24
AF46	VSS57	VSS135 AU30
AF5	VSS58	VSS136 AV16
AF7	VSS59	VSS137 AV20
AF8	VSS60	VSS138 AV24
AG19	VSS61	VSS139 AV30
AG2	VSS62	VSS140 AV38
AG31	VSS63	VSS141 AV4
AG48	VSS64	VSS142 AV43
AH11	VSS65	VSS143 AV8
AH3	VSS66	VSS144 AW14
AH36	VSS67	VSS145 AW18
AH39	VSS68	VSS146 AW2
AH40	VSS69	VSS147 AW22
AH42	VSS70	VSS148 AW26
AH46	VSS71	VSS149 AW28
AH7	VSS72	VSS150 AW34
AJ19	VSS73	VSS151 AW36
AJ21	VSS74	VSS152 AW36
AJ24	VSS75	VSS153 AW40
AJ33	VSS76	VSS154 AW48
AJ34	VSS77	VSS155 AV11
AK12	VSS78	VSS156 AY12
AK3	VSS79	VSS157 AY28
	VSS80	VSS158 AY28

PANTHER-GP-NF
71.PANTH.00U

PCH1I 9 OF 10

AY4	VSS159	VSS259 H46
AY42	VSS160	VSS260 K18
AY46	VSS161	VSS261 K26
AY8	VSS162	VSS262 K33
B11	VSS163	VSS262 K46
B15	VSS164	VSS263 K7
B19	VSS165	VSS264 L18
B23	VSS166	VSS265 L2
B27	VSS167	VSS266 L20
B31	VSS168	VSS267 L26
B35	VSS169	VSS268 L28
B39	VSS170	VSS269 L36
B7	VSS171	VSS270 L48
F45	VSS172	VSS271 M12
BB12	VSS173	VSS272 M12
BB16	VSS174	VSS273 P16
BB20	VSS175	VSS274 M18
BB22	VSS176	VSS275 M22
BB24	VSS177	VSS276 M30
BB28	VSS178	VSS277 M32
BB30	VSS179	VSS278 M34
BB38	VSS180	VSS279 M38
BB4	VSS181	VSS280 M4
BB46	VSS182	VSS281 M42
BC14	VSS183	VSS282 M46
BC18	VSS184	VSS283 M8
BC2	VSS185	VSS284 M8
BC22	VSS186	VSS285 N18
BC26	VSS187	VSS286 P30
BC32	VSS188	VSS287 N47
BC34	VSS189	VSS288 P18
BC36	VSS190	VSS289 T33
BC40	VSS191	VSS290 P40
BC42	VSS192	VSS291 P43
BC48	VSS193	VSS292 P47
BD46	VSS194	VSS293 P7
BD5	VSS195	VSS294 R2
BE22	VSS196	VSS295 R48
BE26	VSS197	VSS296 T12
BE40	VSS198	VSS297 T31
BE10	VSS199	VSS298 T37
BE12	VSS200	VSS299 T4
BE16	VSS201	VSS300 W34
BE20	VSS202	VSS301 T46
BE22	VSS203	VSS302 T47
BE24	VSS204	VSS303 T8
BE26	VSS205	VSS304 V11
BE28	VSS206	VSS305 V17
BD3	VSS207	VSS306 V26
BF30	VSS208	VSS307 V27
BF38	VSS209	VSS308 V29
BF40	VSS210	VSS309 V31
BF8	VSS211	VSS310 V36
BG17	VSS212	VSS311 V39
BG21	VSS213	VSS312 V43
BG33	VSS214	VSS313 V7
BG44	VSS215	VSS314 W17
BG8	VSS216	VSS315 W19
BH11	VSS217	VSS316 W2
BH15	VSS218	VSS317 W27
BH17	VSS219	VSS318 W48
BH19	VSS220	VSS319 Y12
H10	VSS221	VSS320 Y38
BH27	VSS222	VSS321 Y4
BH31	VSS223	VSS322 Y42
BH33	VSS224	VSS323 Y46
BH35	VSS225	VSS324 Y8
BH39	VSS226	VSS325 Y8
BH43	VSS227	VSS326 RG29
BH7	VSS228	VSS328 N24
D3	VSS229	VSS329 AJ3
D12	VSS230	VSS330 AD47
D16	VSS231	VSS331 B43
D18	VSS232	VSS332 BE10
D22	VSS233	VSS333 BG41
D24	VSS234	VSS334 G14
D26	VSS235	VSS335 H16
D30	VSS236	VSS336 T36
D32	VSS237	VSS337 BG22
D34	VSS238	VSS338 BG24
D38	VSS239	VSS339 C22
D42	VSS240	VSS340 AP13
D8	VSS241	VSS341 M14
E18	VSS242	VSS342 AP3
E26	VSS243	VSS343 AP1
G18	VSS244	VSS344 BE16
G20	VSS245	VSS349 BC16
G26	VSS246	VSS350 RG28
G28	VSS247	VSS351 BJ28
G36	VSS248	VSS352
G48	VSS249	
H12	VSS250	
H18	VSS251	
H22	VSS252	
H24	VSS253	
H26	VSS254	
H30	VSS255	
H32	VSS256	
H34	VSS257	
F3	VSS258	

PANTHER-GP-NF
71.PANTH.00U

Dr-Bios.com

IVB

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (VSS)

Size A3 Document Number Husk/Petra Rev -2

Date: Thursday, April 19, 2012 Sheet 25 of 103

Dr-Bios.com




IVB

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		<i>Clock(colay)</i>
-------	--	----------------------------

Size	Document Number	Rev
A4	Husk/Petra	-2


Date: Thursday, April 19, 2012	Sheet 26 of 103
--------------------------------	-----------------



PSL Function



AC_IN#	KBC_PWRBTN#	EC_ENABLE#
PSL_IN1_GPI70	PSL_IN2_GPI06	BIT 1 of P7DOUT Register
Low	X	X
High	High-to-Low	X
High	X	0-to-1
High	X	Low




PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	100.0K	3.0V
NB	100.0K	200.0K	2.75V
-1	100.0K	33.0K	2.48V
-2	100.0K	47.0K	2.24V
-3	100.0K	64.9K	2.0V
-4	100.0K	76.8K	1.87V
-4M	100.0K	100K	1.65V
	100.0K	143.0K	1.358V
	100.0K	174.0K	1.204V
	100.0K	215.0K	1.047V

ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65V	N/A	100.0K	3.3V
90V	100.0K	N/A	0V
30V	100.0K	100.0K	0.3V
40V	20.0K	100.0K	0.55V
120V	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	SERIES RESISTOR	VOLTAGE
14'(AMD)	30K	100K	40.2K	0.7615
15'(AMD)	30K	100K	40.2K	0.4838
14'(NV)	20K	100K	40.2K	0.55
15'(NV)	20K	100K	40.2K	0.3888


pin 5 is NC, the model is 14"
pin 5 is GND, the model is 15"



Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

Q2801
PMBS3904-1-GP
84.03904.L06




ALERT# /T CRIT#
Pull-up Resistor




R5	2Kohm	7.5Kohm	R7 10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

SB T8=85 degree















Layout 15 mil



IVB


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Thermal NCT7718	
Title	Rev
Size Custom	Document Number
Husk/Petra	
Date: Tuesday, October 09, 2012	Sheet 28 of 103



Dr-Bios.com

Dr-Bios.com

IVB		
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Audio AMP		
Size A3	Document Number Husk/Petra	Rev -2
Date: Thursday, April 19, 2012	Sheet 30	of 103



SP1	SP1	SD D7	MS_INS#	xD_RDY
SP2	SP2	SD D6	MS_RE#	xD_RE#
SP3	SP3	SD D5	MS_CE#	xD_CE#
SP4	SP4	SD D4	MS_WIE#	xD_WIE#
SP5	SP5	SD D1	MS_CLK	xD_D6
SP6	SP6	SD D0	MS_D7	xD_D5
SP7	SP7	SD CLK	MS_D3	xD_D4
SP8	SP8	SD CMD	MS_D6	xD_D3
SP9	SP9	SD D3	MS_D2	xD_D2
SP10	SP10	SD D2	MS_D7	xD_D7
SP11	SP11	MS_BS	MS_CD#	xD_CD#
SP12	SP12	SD_WP	MS_D1	xD_WP#
SP13	SP13	SD_CD#	MS_D5	xD_ALE
SP14	SP14	MS_D4	MS_D0	xD_D0
SP15	SP15	MS_D0	MS_D1	xD_D1
SP16	SP16	xD_CD#		

PCIE_CLK_LAN_REQ#	PCIE_CLK_LAN_REQ#	20	PCIE_TXP3	PCIE_TXP3	20
PCIE_CLK_LAN	PCIE_CLK_LAN	20	PCIE_TXN3	PCIE_TXN3	20
PCIE_CLK_LAN#	PCIE_CLK_LAN#	20	PCIE_RXP3	PCIE_RXP3	20
PLT_RST#	PLT_RST#	518,27,36,65,71,83,97	PCIE_RXN3	PCIE_RXN3	20
LAN_WAKE# R1 R3118	LAN_WAKE#	27			
LAN_ACT_LED#	LAN_ACT_LED#	59			
10M/100M/1G_LED#	10M/100M/1G_LED#	59			

Dr-Bios.com



IVB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RTS5159 (CARD READER)	
Size	Document Number
Custom	Husk/Petra
Date: Thursday, April 19, 2012	Rev -2
Sheet 32 of 103	

Dr-Bios.com

(Blanking)

Dr-Bios.com

IVB

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	-------------------------------------------------------------------------------------------------------------

Title	Reserved	
-------	-----------------	--

Size A4	Document Number Husk/Petra	Rev -2
------------	--------------------------------------	------------------

Date: Thursday, April 19, 2012	Sheet 33 of	103
--------------------------------	-------------	-----

(Blanking)

Dr-Bios.com

IVB



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet 34 of	103







IVB		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB 3.0 Controller		
Size	Document Number	Rev
Custom	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 35 of 103

Dr-Bios.com

Power Sequence





ANNIE Run Power





Dr-Bios.com

IVB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Plane Enable	
Size Custom	Document Number Husk/Petra
Date: Tuesday, October 09, 2012	Rev -2
Sheet 36 of 103	



Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation



Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK





Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Dr-Bios.com

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ADAPTER	
Title Husk/Petra	Rev -2
Size A3	Document Number
Date: Tuesday, October 09, 2012	Sheet 37 of 103




IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, June 14, 2012	Sheet 38	of 103

Dr-Bios.com

BATTERY CONNECTOR




Dr-Bios.com

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BATT CONN			
Size	Document Number	Rev	
A4	Husk/Petra	-2	
Date:	Tuesday, October 09, 2012	Sheet	39 of 103

SSID = Charger

A8 (ANNIE/ASTRO)
PR4014, PR4016

AD+ total power	R1	R2
65w	1.2.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	1.18k	100K



MAG: 777*3
DCR: 37-40mOhm
I_{dc}: 5.5 A, I_{sat}: 10A
Charger Current=1.4~3.6A

Delete PG4005
Wyalser, 2011-0116


IVB

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



File: **CHARGER BQ24707A**

Size: Document Number
Custom: **Husk/Petra** Rev: **-2**


Date: Tuesday, October 06, 2012 Sheet: 40 of 108



SA_20111004



SA_20111004




$$V_{out} = 2 * (1 + R1/R2) = 2 * (1 + 6.8k / 10k) = 3.36V$$

$$V_{out} = 2 * (1 + R1/R2) = 2 * (1 + 33k / 21k) = 5.14V$$


TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz


SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PMW only

SB_20120116



Dr-Bios.com






Vcc_core
Iccmax=33A
Itdc=25A
OCP>40A

BOM control

	Main source	2nd source
PU4301	84.03664.037 (FDMS3664S)	Mount
PU4302	84.03664.037 (FDMS3664S)	DY



IVB


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95836_CPU_CORE(2/3)**

Size A3 Document Number Husk/Petra Rev -4M

Date: Thursday, October 11, 2012 Sheet 43 of 102

Dr-Bios.com




Vcc_gfxcore
 Iccmax=33 A
 TDC = 21.5A
 OCP>40A

PT4401 , PT4402
 Change to 79.33719.2EL
 Wayler , 2012-0130


BOM control

	Main source	2nd source
PU4401	84.03664.037 (FDMS3664S)	Mount
PU4402	84.03664.037 (FDMS3664S)	DY


SA_20111004



SA_20111013




TPS51218D for 1D05V



Dr-Bios.com

SSID = PWR.Plane.Regulator_lp5v0p75v


Change power source



SA_20111004

SC:delete PT4601

RT8207L for 1D5V



Close to pin23

Close to pin23

Iomax=1A
OCP>1.5A

Close to output cap pin1, not inside of the output cap

+0.75VS
Iomax: 1.2A


Close to PIN9

$$Vout = 0.75 * (1 + R1/R2)$$

Dr-Bios.com


SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0



SA_20111004


Iomax > 2.22A
OCP > 3A



Dr-Bios.com

IVB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LDO 1D8V(RT9025)	
Size A4	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Rev -2
Sheet 47 of 103	

LDO G978 for VCCSA



D0, D1 V₀ Selection Table


D0	D1	V ₀ MODE=0	V ₀ MODE=1
0	0	0.9V	0.9V
0	1	0.8V	0.85V
1	0	0.725V	0.775V
1	1	0.675V	0.75V

"x" means "don't care".


VEN/MODE Logic

VEN/MODE (VPP=5V)	EN logic	VEN/MODE (VPP=5V)	MODE logic
<0.6V	0	<2.0V	0
>1.0V	1	>2.6V	1

Design Current = 4 A













1011 SA





Dr-Bios.com

IVB

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: VCCSA LDO G978	
Size: A3	Document Number: Husk/Petra
Date: Thursday, April 19, 2012	Rev: -2
Sheet: 48	of: 103










EDP: pin35 NC
LVDS: pin35 GND



CRT DDCDATA & DDCCLK level shift

- CRT_DDCDATA_CON >>> CRT_DDCDATA_CON 59
- CRT_DDCCLK_CON >>> CRT_DDCCLK_CON 59
- CRT_R >>> CRT_R 59
- CRT_G >>> CRT_G 59
- CRT_B >>> CRT_B 59
- CRT_HSYNC_CON >>> CRT_HSYNC_CON 59
- CRT_VSYNC_CON >>> CRT_VSYNC_CON 59



Dr-Bios.com







緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT Connector	
Size A3 Date: Thursday, October 11, 2012	Document Number Husk/Petra Sheet 50 of 103
Rev -2	

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

Close to HDMI Connector

change = DIS:499 ohm
Fist = UMA Muxless:680 ohm



Dr-Bios.com

IVB

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size A3 Document Number: **Husk/Petra** Rev: **-2**

Date: Friday, August 24, 2012 Sheet 51 of 103

Dr-Bios.com

IVB

緯創資通 Wistron Corporation <small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title eDP	
Size A3	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Rev -2
Sheet 52 of 103	

(Blanking)

Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet 53 of	103

(Blanking)

Dr-Bios.com

IVB

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**


Size A4 Document Number **Husk/Petra** Rev **-2**

Date: Thursday, April 19, 2012 Sheet 54 of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





Dr-Bios.com

IVB		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ITP		
Size A4	Document Number Husk/Petra	Rev -2
Date: Thursday, April 19, 2012	Sheet 55 of 103	




SSID = SATA

SATA HDD Connector



ODD Connector

SATA Zero Power ODD




Dr-Bios.com

Dr-Bios.com

IVB		
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
E-SATA/USB CHARGER		
Size	Document Number	Rev
A3	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 57 of 103












SSID = AUDIO



Dr-Bios.com


IVB	
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio Jack	
Size A3	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Rev -2
Sheet 58	of 103

SSID = LAN




Dr-Bios.com

SSID = Flash.ROM






SSID = RTC




IVB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Flash/RTC	
Size Custom	Document Number
Husk/Petra	
Date: Monday, June 11, 2012	Sheet 60 of 103
	Rev -2

SSID = USB



Dr-Bios.com


IVB	
緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB Power SW	
Size A3	Document Number
Husk/Petra	
Date: Thursday, September 13, 2012	Sheet 61 of 103
Rev	-2



Low Active 2A

U6201
SY6288DCAC-GP
74.06288.A79
2nd = 74.02301.079

27.61 USB_PWR_EN# >>>



L6201
FILTER-4P-6-GP
69.10103.041
2nd = 68.02002.001

AUSB1
SKT-USB13-23-GP
22.10339.521
2nd = 22.10339.141
3rd = 22.10321.241

TC6201
SE220U6D3VM-30-GP
77.52271.09L
2nd = 77.52271.07L
3rd = 77.92271.03L
4th = 77.52271.12L

USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

Dr-Bios.com

IVB	
Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB 3.0 Port	
Size	Document Number
A3	Husk/Petra
Date:	Rev
Thursday, September 13, 2012	-2
Sheet 62 of 103	

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module

Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Bluetooth	
Size	Document Number	Rev	
A4	Husk/Petra	-2	
Date:	Thursday, April 19, 2012	Sheet	63 of 103

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

IVB

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
RESERVED		

Size	Document Number	Rev
A4	Husk/Petra	-2

Date: Thursday, April 19, 2012	Sheet 64 of 103
--------------------------------	-----------------

5

4


3

2







1

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



Low Active 2A



Dr-Bios.com

IVB

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/TP CONN**

Size A3 Document Number: **Husk/Petra** Rev: **-2**

Date: Tuesday, October 09, 2012 Sheet 65 of 103

SSID = Wireless

Mini Card Connector(WWAN)

Dr-Bios.com

IVB

緯創資通		Wistron Corporation
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
WWAN Connector		
Size	Document Number	Rev
A4	Husk/Petra	-2
Date: Thursday, April 19, 2012		Sheet 66 of 103


(Blanking)

Dr-Bios.com


IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet	67 of 103


Power button LED







Power STDBY_LED



Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)




IVB

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LED Bard/Power Button	
Size Custom	Document Number Husk/Petra
Date Tuesday, October 09, 2012	Rev -2
Sheet 68 of 103	



SSID = KBC

Internal KeyBoard Connector


TOUCH PAD



R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18	C01	C02	C03	C04	C05	C06	C07	C08	VIEW FROM TOP SIDE
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	PIN NUMBER



Dr-Bios.com



IVB

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


Husk/Petra

Rev
-2

Date: Thursday, April 19, 2012

Sheet 70 of 103

Dr-Bios.com



Dr-Bios.com

IVB

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Dubug connector		
Size	Document Number	Rev
A4	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 71 of 103

(Blanking)

Dr-Bios.com

IVB

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A3	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Sheet 72 of 103
	Rev -2

(Blanking)


Dr-Bios.com

IVB


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A3	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Sheet 73 of 103 Rev -2

SSID = SDIO

SD/MMC Card Reader



SP1	SP1	SD_D7	MS_INS#	xD_RDY
SP2	SP2	SD_D6	MS_INS#	xD_RE#
SP3	SP3	SD_D5	MS_INS#	xD_CE#
SP4	SP4	SD_D4	MS_INS#	xD_WE#
SP5	SP5	SD_D1	MS_CLK	xD_D6
SP6	SP6	SD_D0	MS_D7	xD_D5
SP7	SP7	SD_CLK	MS_D3	xD_D4
SP8	SP8	SD_CMD	MS_D6	xD_D3
SP9	SP9	SD_D3	MS_D2	xD_D2
SP10	SP10	SD_D2	MS_D2	xD_D7
SP11	SP11	MS_BS	MS_BS	xD_CLE
SP12	SP12	SD_WP	MS_D1	xD_WP#
SP13	SP13	SD_CD#	MS_D5	xD_ALE
SP14	SP14	MS_D4	MS_D4	xD_D0
SP15	SP15	MS_D0	MS_D0	xD_D1
SP16	SP16	xD_CD#	xD_CD#	xD_CD#



Dr-Bios.com

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: CARD Reader CONN		
Size: Custom	Document Number: Husk/Petra	Rev: -2
Date: Thursday, April 19, 2012 Sheet 74 of 103		

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

Dr-Bios.com

IVB		
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
New Card		
Size	Document Number	Rev
A3	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 75 of 103

(Blanking)

Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet 76 of	103

(Blanking)

Dr-Bios.com

IVB

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number Husk/Petra	Rev -2
------------	--------------------------------------	------------------

Date: Thursday, April 19, 2012 Sheet 77 of 103

(Blanking)

Dr-Bios.com

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Husk/Petra		-2
Date:	Thursday, April 19, 2012	Sheet 78 of	103

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

IVB

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		G- Sensor	
Size	Document Number	Rev	
A4	Husk/Petra	-2	
Date:	Thursday, April 19, 2012	Sheet 79	of 103

Dr-Bios.com

Dr-Bios.com

IVB

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	-------------------------------------------------------------------------------------------------------------

Title	
Reserved	

Size	Document Number	Rev
A4	Husk/Petra	-2

Date: Thursday, April 19, 2012	Sheet 80 of 103
--------------------------------	-----------------

(Blanking)

Dr-Bios.com

IVB


緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	-------------------------------------------------------------------------------------------------------------

Title	Reserved	
-------	-----------------	--

Size A4	Document Number Husk/Petra	Rev -2
------------	--------------------------------------	------------------

Date: Thursday, April 19, 2012	Sheet 81 of 103
--------------------------------	-----------------




PWRCN1
ACES-CON6-52-GP
20.K0721.006
2nd = 20.K0382.006







Dr-Bios.com

IVB


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title IO Board Connector	
Size A3	Document Number Husk/Petra
Date: Thursday, April 19, 2012	Rev -2
Sheet 82 of 103	



Dr-Bios.com





Dr-Bios.com




FBCLK Termination place on VRAM side


FBCLK Termination place on VRAM side



Dr-Bios.com



GPIO	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	I/O	Memory VREF Control
GPIO11	GPU_VDD0	0	GPU Core VDD VDD0
GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw input



VRAM Table(N13P-GS/GT/LP/GL/GLP/NS/GE)

	Hynix 2G_D-Die 0110(0x6) 128*16	Hynix 1G_D-die 0010(0x2) 64*16	Samsung 2G_C-Die 0111(0x7) 128*16	Samsung 1G_G-die 0011(0x3) 64*16
ROM_SI	34.8Kohm	15Kohm	45Kohm	20Kohm
R8627	64.34825.6DL	64.15025.6DL	64.45325.6DL	64.20025.6DL

5Kohm
64.49915.6DL



10Kohm
64.10025.L0L

VRAM Table(N13M-GS/NS)

Hynix 2G_D-die 1100(0xC) 128*16	Hynix 2G_B-die 0110(0x6) 128*16
---------------------------------------	---------------------------------------

Mode	Product	NVCLK (MHz)	MCLK (MHz)	NVVD (V)
MAX Point (MP)	H13P-GL/-HS1	800	900	-
	H13P-GLP	660	900	-
TDP Point (TP)	H13P-GL/-HS1	660	900	-
	H13P-GLP	475	900	-
HW Boot Voltage	H13P-GL/-HS1	-	-	0.95
	H13P-GLP	-	-	0.90

Logical Strap Bit Mapping
Resistor Pull-up Pull-down
50kohm 1000 0000
100kohm 1001 0001
150kohm 1010 0010
200kohm 1011 0011
250kohm 1100 0100
300kohm 1101 0101
350kohm 1110 0110
400kohm 1111 0111



Strap Pin Name	Logical strapping name bit#3	Logical strapping name bit#2	Logical strapping name bit#1	Logical strapping name bit#0
ROM_SCLK	PCL.DEVID[4]	SUB.VENDOR	SLOT_CLK_CFG/	PEX_PLLN_TERM
	0	0	1	0
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[2]	RAMCFG[0]
	0	0	0	0
ROM_S0	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
	0	0	0	1
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
	1	1	1	1
STRAP1	3GIO_PADCFG[5]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
	0	1	1	1
STRAP2	PCL.DEVID[3]	PCL.DEVID[2]	PCL.DEVID[1]	PCL.DEVID[0]
	1	0	0	1
STRAP3	N/A	N/A	N/A	N/A
	N/A	N/A	N/A	N/A

15K ohm pull-down


10K ohm pull-down

45K ohm pull-up


45K ohm pull-down

10K ohm pull-up


Dr-Bios.com




N13P-GS-A1-GP
Muxless
71.0N13P.00U




N13P-GS-A1-GP
Muxless
71.0N13P.00U



N13P-GS-A1-GP
Muxless 71.0N13P.00U



N13P-GS-A1-GP
Muxless
71.0N13P.00U



N13P-GS-A1-GP
Muxless
71.0N13P.00U

Dr-Bios.com

Muxless
71.0N13P.00U

N13P-GS-A1-GP





Muxless
71.0N13P.00U

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: GPU DPPWR/GND(5/5)

Size: Document Number Husk/Petra Rev: -2



Date: Thursday, April 19, 2012 Sheet: 87 of 103



FOR VRAM1





FOR VRAM2





Dr-Bios.com


1D5V_VGA_S0





1D5V_VGA_S0



FOR VRAM3





FOR VRAM4




Dr-Bios.com

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: GPU-VRAM3,4 (2/4)
 Size: Custom Document Number: Husk/Petra Rev: -2
 Date: Thursday, April 19, 2012 Sheet 89 of 103






FOR VRAM5



FOR VRAM6





Dr-Bios.com

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

GPU-VRAM7,8 (4/4)


Document Number: **Husk/Petra**

Date: Thursday, April 19, 2012

Sheet 91 of 103


SSID = PWR.Plane.Regulator_GFX

Change power source Net
Wayler 12/07



	N13P-GS-LP 71.0N13P.00U	N13P-GL 71.0N13P.B0U	N13M-GS 71.0N13M.E0U
NV_VDD Boot Voltage	0.9V VID[6:0]=0110000	0.95V VID[6:0]=0101100	0.875V VID[6:0]0110010
NV_VID1	PR9215 DY 63.10334.L0L	DY 63.10334.L0L	DY 63.10334.L0L
NV_VID3	PR9217 DY 63.10334.L0L	DY 63.10334.L0L	DY 63.10334.L0L
NV_VID4	PR9232 DY 63.10334.L0L	DY 63.10334.L0L	DY 63.10334.L0L
	PR9218 DY 63.10334.L0L	DY 63.10334.L0L	DY 63.10334.L0L
	PR9233 DY 63.10334.L0L	DY 63.10334.L0L	DY 63.10334.L0L


PR9218 Mount , PR9233 DY For N13M-GS Vboot = 0.875V




86 H_VID0
86 H_VID1
86 H_VID2
86 H_VID3
86 H_VID4
86 H_VID5

PWR_VGA_CORE_AGNND

PWR_VGA_CORE_AGNND



1phase PR9259 , PR9260 mount
2phase PR9259 , PR9260 DY



MB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DISCRETE VGA POWER	
Size	Document Number
Custom	Husk/Petra
Date:	Tuesday, October 09, 2012
Sheet	93 of 103
Rev	-2

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

IVB

緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
-------------	-------------------------------------------------------------------------------------------------------------

Title		LVDS Switch
-------	--	--------------------

Size	Document Number	Rev
A4	Husk/Petra	-2

Date: Thursday, April 19, 2012	Sheet 94 of 103
--------------------------------	-----------------

5

4

3

2

1

Dr-Bios.com


IVB		
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Switch		
Size	Document Number	Rev
A3	Husk/Petra	-2
Date:	Thursday, April 19, 2012	Sheet 95 of 103

SSID = SDIO


Dr-Bios.com

IVB	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
TOUCH PANEL	
Size A2	Document Number Husk/Petra
Date Thursday, April 19, 2012	Rev -2
Sheet 98 of 100	













CPU



Check test point



Test Point放在Dimm Door打開可量測處



Dr-Bios.com

IVB



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: Husk/Petra Rev: -2

Date: Tuesday, August 14, 2012 Sheet: 97 of 103

Power Sequence




Dr-Bios.com

IVB		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Change History	
Size A3	Document Number	Rev	-2
Date: Thursday, April 19, 2012	Sheet 98	of	103

Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO




(DC mode)

red word: KBC GPIO




DrBios.com




Dr-Bios.com

PCH SMBus Block Diagram




KBC SMBus Block Diagram




Dr-Bios.com

Thermal Block Diagram



Audio Block Diagram



Dr-Bios.com