


JM41/JM51 UMA Block Diagram

Project code: 91.4CQ01.001
 PCB P/N : 48.4CQ01.021
 REVISION : 08266-2



PCB STACKUP

TOP	---	L1
S	---	L2
VCC/GND	---	L3
S	---	L4
VCC/GND	---	L5
GND/VCC	---	L6
S	---	L7
BOTTOM	---	L8

SYSTEM DC/DC TPS51125		36
INPUTS	OUTPUTS	
DCBATOUT	5V_S5(6A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5	
RT8202		37
INPUTS	OUTPUTS	
DCBATOUT	LD05V_S0(10A)	
RT8202		38
INPUTS	OUTPUTS	
DCBATOUT	LD5V_S3(11A)	
RT9026		39
INPUTS	OUTPUTS	
5V_S5	DDR_VREF_S3 (1.2A)	
CHARGER MAX8731A		41
INPUTS	OUTPUTS	
DCBATOUT	CHG_PWR 1.8V 6.0A	
CPU DC/DC ADP3207A		35
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE 0-1.3V 64A	
VGA ISL6263A		40
INPUTS	OUTPUTS	
DCBATOUT	VCC GFXCORE (7A)	

UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: Document Number: **JM41/JM51 UMA** Rev: **-2**

Date: Monday, March 30, 2009 Sheet: 1 of 40

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

NOTE:
 1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
 Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Size A3	Document Number	JM41/JM51 UMA	
Date: Thursday, March 19, 2009	Sheet 2	of	40



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **JM41/JM51_UMA** Rev **-2**

Date: Thursday, March 26, 2009 Sheet 3 of 40




VCC_CORE

VCC_CORE

CPU1D 4 OF 6

- F32 VCC
- G33 VCC
- H32 VCC
- J33 VCC
- K32 VCC
- L33 VCC
- M32 VCC
- N33 VCC
- P32 VCC
- R33 VCC
- T32 VCC
- U33 VCC
- V32 VCC
- W33 VCC
- Y32 VCC
- AA33 VCC
- AB32 VCC
- AC33 VCC
- AD32 VCC
- AE33 VCC
- AF32 VCC
- AG33 VCC
- AH32 VCC
- AJ33 VCC
- AK32 VCC
- AL33 VCC
- AM32 VCC
- AN33 VCC
- AP32 VCC
- AR33 VCC
- AT34 VCC
- AT32 VCC
- AU33 VCC
- AV32 VCC
- AY32 VCC
- BB32 VCC
- BD32 VCC
- B28 VCC
- B30 VCC
- B26 VCC
- D28 VCC
- D30 VCC
- F30 VCC
- H30 VCC
- H28 VCC
- D26 VCC
- F26 VCC
- H26 VCC
- K30 VCC
- K28 VCC
- M30 VCC
- M28 VCC
- K26 VCC
- M26 VCC
- P30 VCC
- P28 VCC
- T30 VCC
- T28 VCC
- V30 VCC
- V28 VCC
- P26 VCC
- T26 VCC
- V26 VCC
- Y30 VCC
- Y28 VCC
- AB30 VCC









- AB28 VCC
- AD30 VCC
- AD28 VCC
- Y26 VCC
- AB26 VCC
- AD26 VCC
- AE30 VCC
- AE28 VCC
- AH30 VCC
- AH28 VCC
- AF26 VCC
- AH26 VCC
- AK30 VCC
- AK28 VCC
- AM30 VCC
- AM28 VCC
- AP30 VCC
- AP28 VCC
- AK26 VCC
- AM26 VCC
- AP26 VCC
- AT30 VCC
- AT28 VCC
- AV30 VCC
- AV28 VCC
- AY30 VCC
- AY28 VCC
- AT26 VCC
- AV26 VCC
- AY26 VCC
- BB30 VCC
- BB28 VCC
- BD30 VCC




- B42 VSS
- F44 VSS
- D42 VSS
- F42 VSS
- H42 VSS
- K42 VSS
- M42 VSS
- P42 VSS
- T42 VSS
- V42 VSS
- Y42 VSS
- AB42 VSS
- AD42 VSS
- AF42 VSS
- AH42 VSS
- AK42 VSS
- AM42 VSS
- AP42 VSS
- AV44 VSS
- AT42 VSS
- AV42 VSS
- AY42 VSS
- BA43 VSS
- BB42 VSS
- C39 VSS
- E39 VSS
- G37 VSS
- H38 VSS
- J39 VSS
- L39 VSS
- M38 VSS
- N39 VSS
- R39 VSS
- T38 VSS
- U39 VSS
- W39 VSS
- Y38 VSS
- AA39 VSS
- AC39 VSS
- AD38 VSS
- AE39 VSS
- AG39 VSS
- AH38 VSS
- AJ39 VSS
- AL39 VSS
- AM38 VSS
- AN39 VSS
- AR39 VSS
- AR37 VSS
- AT38 VSS
- AU39 VSS
- AU37 VSS
- AW39 VSS
- AW37 VSS
- BA39 VSS
- BD38 VSS
- B36 VSS
- H34 VSS
- D36 VSS
- K34 VSS
- M34 VSS
- M36 VSS
- P34 VSS
- T34 VSS
- V34 VSS
- T36 VSS
- Y34 VSS
- AB34 VSS
- AD34 VSS
- Y36 VSS
- AD36 VSS
- AF34 VSS
- AH34 VSS
- AH36 VSS
- AK34 VSS
- AM34 VSS
- AM36 VSS
- AP34 VSS
- AR35 VSS
- VSS




Place these inside socket cavity on L8(North side Secondary)



Place these inside socket cavity on L8(North side Secondary)




CPU1E 5 OF 6	
G25	VSS
G21	VSS
G21	VSS
J25	VSS
J25	VSS
J21	VSS
J21	VSS
L25	VSS
L21	VSS
N25	VSS
N21	VSS
N21	VSS
R25	VSS
R21	VSS
R21	VSS
U25	VSS
U21	VSS
W25	VSS
W23	VSS
W21	VSS
AA25	VSS
AA23	VSS
AA21	VSS
AC25	VSS
AC24	VSS
AE23	VSS
AE25	VSS
AE21	VSS
AG25	VSS
AG23	VSS
AG21	VSS
AJ25	VSS
AJ23	VSS
AL25	VSS
AL23	VSS
AL21	VSS
AN25	VSS
AN23	VSS
AN21	VSS
AR25	VSS
AR23	VSS
AR21	VSS
AU25	VSS
AU23	VSS
AU21	VSS
AW25	VSS
AW23	VSS
AW21	VSS
BA25	VSS
BA24	VSS
BA21	VSS
BC25	VSS
BC23	VSS
BC21	VSS
C17	VSS
C19	VSS
C17	VSS
E17	VSS
G19	VSS
G17	VSS
H19	VSS
H17	VSS
L19	VSS
L17	VSS
N19	VSS
N17	VSS
R19	VSS
R17	VSS
U19	VSS
U17	VSS
W19	VSS
W17	VSS
AA19	VSS
AA17	VSS
AC19	VSS
AC17	VSS
AE19	VSS
AE17	VSS
AG19	VSS
AG17	VSS
AJ19	VSS
AJ17	VSS
AL19	VSS
AL17	VSS
AN19	VSS
AN17	VSS
AR19	VSS
AR17	VSS
AU19	VSS
AU17	VSS
AW19	VSS
AW17	VSS
BA19	VSS
BA17	VSS
BC19	VSS
BC17	VSS
C15	VSS
C11	VSS
E15	VSS
G15	VSS
H15	VSS
H10	VSS
M12	VSS
H5	VSS
L15	VSS
N15	VSS
N10	VSS
M10	VSS
T12	VSS
R15	VSS
U15	VSS
W15	VSS
W10	VSS
T10	VSS
Y10	VSS
Y12	VSS
AA15	VSS
AC15	VSS
AD12	VSS




CPU1F 6 OF 6	
BD28	VCC
BD26	VCC
BD22	VCC
B4	VCC
B4	VCC
D22	VCC
AM12	VCC
F24	VCC
F24	VCC
H24	VCC
H22	VCC
AT12	VCC
K22	VCC
M24	VCC
M22	VCC
P24	VCC
Q22	VCC
T22	VCC
T24	VCC
V24	VCC
V22	VCC
V24	VCC
V22	VCC
AB24	VCC
AB22	VCC
AD24	VCC
AD22	VCC
AE24	VCC
AE22	VCC
AF24	VCC
AF22	VCC
AG24	VCC
AG22	VCC
AH24	VCC
AH22	VCC
AI24	VCC
AI22	VCC
AJ24	VCC
AJ22	VCC
AK24	VCC
AK22	VCC
AL24	VCC
AL22	VCC
AM24	VCC
AM22	VCC
AN24	VCC
AN22	VCC
AO24	VCC
AO22	VCC
AP24	VCC
AP22	VCC
AQ24	VCC
AQ22	VCC
AR24	VCC
AR22	VCC
AS24	VCC
AS22	VCC
AT24	VCC
AT22	VCC
AV24	VCC
AV22	VCC
AW24	VCC
AW22	VCC
AX24	VCC
AX22	VCC
AY24	VCC
AY22	VCC
AZ24	VCC
AZ22	VCC
BA24	VCC
BA22	VCC
BB24	VCC
BB22	VCC
BC24	VCC
BC22	VCC
BD24	VCC
BD22	VCC
BE24	VCC
BE22	VCC
BF24	VCC
BF22	VCC
BG24	VCC
BG22	VCC
BH24	VCC
BH22	VCC
BI24	VCC
BI22	VCC
BJ24	VCC
BJ22	VCC
BK24	VCC
BK22	VCC
BL24	VCC
BL22	VCC
BM24	VCC
BM22	VCC
BN24	VCC
BN22	VCC
BO24	VCC
BO22	VCC
BP24	VCC
BP22	VCC
BQ24	VCC
BQ22	VCC
BR24	VCC
BR22	VCC
BS24	VCC
BS22	VCC
BT24	VCC
BT22	VCC
BV24	VCC
BV22	VCC
BW24	VCC
BW22	VCC
BX24	VCC
BX22	VCC
BY24	VCC
BY22	VCC
BZ24	VCC
BZ22	VCC
CA24	VCC
CA22	VCC
CB24	VCC
CB22	VCC
CC24	VCC
CC22	VCC
CD24	VCC
CD22	VCC
CE24	VCC
CE22	VCC
CF24	VCC
CF22	VCC
CG24	VCC
CG22	VCC
CH24	VCC
CH22	VCC
CI24	VCC
CI22	VCC
CJ24	VCC
CJ22	VCC
CK24	VCC
CK22	VCC
CL24	VCC
CL22	VCC
CM24	VCC
CM22	VCC
CN24	VCC
CN22	VCC
CO24	VCC
CO22	VCC
CP24	VCC
CP22	VCC
CQ24	VCC
CQ22	VCC
CR24	VCC
CR22	VCC
CS24	VCC
CS22	VCC
CT24	VCC
CT22	VCC
CU24	VCC
CU22	VCC
CV24	VCC
CV22	VCC
CW24	VCC
CW22	VCC
CX24	VCC
CX22	VCC
CY24	VCC
CY22	VCC
CZ24	VCC
CZ22	VCC
DA24	VCC
DA22	VCC
DB24	VCC
DB22	VCC
DC24	VCC
DC22	VCC
DD24	VCC
DD22	VCC
DE24	VCC
DE22	VCC
DF24	VCC
DF22	VCC
DG24	VCC
DG22	VCC
DH24	VCC
DH22	VCC
DI24	VCC
DI22	VCC
DJ24	VCC
DJ22	VCC
DK24	VCC
DK22	VCC
DL24	VCC
DL22	VCC
DM24	VCC
DM22	VCC
DN24	VCC
DN22	VCC
DO24	VCC
DO22	VCC
DP24	VCC
DP22	VCC
DQ24	VCC
DQ22	VCC
DR24	VCC
DR22	VCC
DS24	VCC
DS22	VCC
DT24	VCC
DT22	VCC
DU24	VCC
DU22	VCC
DV24	VCC
DV22	VCC
DW24	VCC
DW22	VCC
DX24	VCC
DX22	VCC
DY24	VCC
DY22	VCC
DZ24	VCC
DZ22	VCC
EA24	VCC
EA22	VCC
EB24	VCC
EB22	VCC
EC24	VCC
EC22	VCC
ED24	VCC
ED22	VCC
EE24	VCC
EE22	VCC
EF24	VCC
EF22	VCC
EG24	VCC
EG22	VCC
EH24	VCC
EH22	VCC
EI24	VCC
EI22	VCC
EJ24	VCC
EJ22	VCC
EK24	VCC
EK22	VCC
EL24	VCC
EL22	VCC
EM24	VCC
EM22	VCC
EN24	VCC
EN22	VCC
EO24	VCC
EO22	VCC
EP24	VCC
EP22	VCC
EQ24	VCC
EQ22	VCC
ER24	VCC
ER22	VCC
ES24	VCC
ES22	VCC
ET24	VCC
ET22	VCC
EU24	VCC
EU22	VCC
EV24	VCC
EV22	VCC
EW24	VCC
EW22	VCC
EX24	VCC
EX22	VCC
EY24	VCC
EY22	VCC
EZ24	VCC
EZ22	VCC
FA24	VCC
FA22	VCC
FB24	VCC
FB22	VCC
FC24	VCC
FC22	VCC
FD24	VCC
FD22	VCC
FE24	VCC
FE22	VCC
FF24	VCC
FF22	VCC
FG24	VCC
FG22	VCC
FH24	VCC
FH22	VCC
FI24	VCC
FI22	VCC
FJ24	VCC
FJ22	VCC
FK24	VCC
FK22	VCC
FL24	VCC
FL22	VCC
FM24	VCC
FM22	VCC
FN24	VCC
FN22	VCC
FO24	VCC
FO22	VCC
FP24	VCC
FP22	VCC
FQ24	VCC
FQ22	VCC
FR24	VCC
FR22	VCC
FS24	VCC
FS22	VCC
FT24	VCC
FT22	VCC
FU24	VCC
FU22	VCC
FV24	VCC
FV22	VCC
FW24	VCC
FW22	VCC
FX24	VCC
FX22	VCC
FY24	VCC
FY22	VCC
FZ24	VCC
FZ22	VCC
GA24	VCC
GA22	VCC
GB24	VCC
GB22	VCC
GC24	VCC
GC22	VCC
GD24	VCC
GD22	VCC
GE24	VCC
GE22	VCC
GF24	VCC
GF22	VCC
GH24	VCC
GH22	VCC
GI24	VCC
GI22	VCC
GJ24	VCC
GJ22	VCC
GK24	VCC
GK22	VCC
GL24	VCC
GL22	VCC
GM24	VCC
GM22	VCC
GN24	VCC
GN22	VCC
GO24	VCC
GO22	VCC
GP24	VCC
GP22	VCC
GQ24	VCC
GQ22	VCC
GR24	VCC
GR22	VCC
GS24	VCC
GS22	VCC
GT24	VCC
GT22	VCC
GU24	VCC
GU22	VCC
GV24	VCC
GV22	VCC
GW24	VCC
GW22	VCC
GX24	VCC
GX22	VCC
GY24	VCC
GY22	VCC
GZ24	VCC
GZ22	VCC
HA24	VCC
HA22	VCC
HB24	VCC
HB22	VCC
HC24	VCC
HC22	VCC
HD24	VCC
HD22	VCC
HE24	VCC
HE22	VCC
HF24	VCC
HF22	VCC
HG24	VCC
HG22	VCC
HH24	VCC
HH22	VCC
HI24	VCC
HI22	VCC
HJ24	VCC
HJ22	VCC
HK24	VCC
HK22	VCC
HL24	VCC
HL22	VCC
HM24	VCC
HM22	VCC
HN24	VCC
HN22	VCC
HO24	VCC
HO22	VCC
HP24	VCC
HP22	VCC
HQ24	VCC
HQ22	VCC
HR24	VCC
HR22	VCC
HS24	VCC
HS22	VCC
HT24	VCC
HT22	VCC
HU24	VCC
HU22	VCC
HV24	VCC
HV22	VCC
HW24	VCC
HW22	VCC
HX24	VCC
HX22	VCC
HY24	VCC
HY22	VCC
HZ24	VCC
HZ22	VCC
IA24	VCC
IA22	VCC
IB24	VCC
IB22	VCC
IC24	VCC
IC22	VCC
ID24	VCC
ID22	VCC
IE24	VCC
IE22	VCC
IF24	VCC
IF22	VCC
IG24	VCC
IG22	VCC
IH24	VCC
IH22	VCC
II24	VCC
II22	VCC
IJ24	VCC
IJ22	VCC
IK24	VCC
IK22	VCC
IL24	VCC
IL22	VCC
IM24	VCC
IM22	VCC
IN24	VCC
IN22	VCC
IO24	VCC
IO22	VCC
IP24	VCC
IP22	VCC
IQ24	VCC
IQ22	VCC
IR24	VCC
IR22	VCC
IS24	VCC
IS22	VCC
IT24	VCC
IT22	VCC
IU24	VCC
IU22	VCC
IV24	VCC
IV22	VCC
IW24	VCC
IW22	VCC
IX24	VCC
IX22	VCC
IY24	VCC
IY22	VCC
IZ24	VCC
IZ22	VCC
JA24	V

H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")



HOST

Dr-Bios.com


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Cantiga (1 of 6)

Size: Document Number: JM41/JM51 UMA Rev: -2




Date: Thursday, March 26, 2009 Sheet 7 of 40




Close to GMCH as 500 mils.





FOR Cantiga: 1.02k 1% ohm
Teenah: 1.3k ohm
CRT_IREF routing Trace width use 20 mil

for HDMI port C
Cantiga
FOR Cantiga: 500 ohm
Teenah: 392 ohm







layout take note





緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
Cantiga (6 of 6)		
Size	Document Number	Rev
	JM41/JM51 UMA	-2
Date:	Thursday, March 19, 2009	Sheet 12 of 40



GLAN_COMP place within 500 mil of ICH9M

Place within 500 mils of ICH9 ball

Integrated VccSus1_05, VccSus1_5, VccCl1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable



UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**

Size: Document Number **JM41/JM51 UMA** Rev: -2

Date: Monday, March 30, 2009 Sheet 13 of 40






*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

Layout Note:
Place near ICH9

Layout Note: Place near ICH9M

緯創資通 Wistron Corporation
21F, 88, Sec.1 Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ICH9-M (3 of 4)		
Size	Document Number	JM41/JM51_UMA			Rev
Date: Thursday, March 26, 2009	Sheet	15	of	40	-2



VSS_NCTF	A1	ICH0_NCTF#A1	1	TP19	Do Not Stuff
VSS_NCTF	A25	ICH0_NCTF#A25	1	TP17	Do Not Stuff
VSS_NCTF	AE1	ICH0_NCTF#AE1	1	TP12	Do Not Stuff
VSS_NCTF	AE25	ICH0_NCTF#AE25	1	TP7	Do Not Stuff


NCTF PIN

Dr-Bios.com




<p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title: ICH9-M (4 of 4)</p>		
Size	Document Number	Rev
	JM41/JM51 UMA	-2
Date: Thursday, March 26, 2009	Sheet 16 of 40	


DDR3 SOCKET_1



Layout Note : Near Pin 126



Layout Note : Near Pin 1




62.10017.P11
2ND = 62.10017.P31

Dr-BIOS.COM

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR3 Socket1
 Title: **DDR3 Socket1**
 Size: Document Number
 Date: Thursday, March 26, 2009
 Sheet: 17 of 40

DDR3 SOCKET_2



Dr-Bios.com

緯創資通 Wistron Corporation
 21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.



Title: **DDR3 Socket2**

Size: Document Number: **JM41/JM51_UMA** Rev: **-2**

Date: Thursday, March 28, 2009 Sheet: 18 of 40



LCD/CCD CONN

Internal MIC



Dr-Bios.com


UMA	
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CONN	
Size	Document Number JM41/JM51 UMA
Date: Monday, March 30, 2009	Sheet 19 of 40
	Rev -2



Dr-Bios.com

UMA		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CRT BD CONN	
Size	Document Number	JM41/JM51 UMA	Rev -2
Date:	Thursday, March 26, 2009	Sheet 20	of 40

SSD SATA Connector



UMA


緯創資通

Wistron Corporation




21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD CONN		
Size	Document Number				Rev
	JM41/JM51 UMA				-2
Date:	Thursday, March 26, 2009	Sheet	21	of	40



Dr-Bios.com



74.09091.F3F
2ND = 74.09198.A7F



-1_20090322_EC




Dr-Bios.com

Close Pin.39 and Pin.46

Close Pin.1 and Pin.9


UMA	
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	AUDIO CODEC REALTEK ALC269
Size	Document Number
JM41/JM51 UMA	
Date	Monday, March 30, 2009
Sheet	22 of 40


Internal Speaker



Dr-Bios.com


UMA

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO JACK	
Size	Document Number
	JM41/JM51 UMA
Date: Thursday, March 26, 2009	Rev -2
Sheet 23 of 40	



Dr-Bios.com


UMA		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CARDREADER BD CONN			
Size	Document Number	JM41/JM51 UMA	Rev -2
Date: Thursday, March 26, 2009		Sheet	24 of 40



Dr-Bios.com

UMA


<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p>MINI BD CONN</p>	
<p>Size</p> <p>A3</p>	<p>Document Number</p> <p>JM41/JM51_UMA</p>
<p>Date</p> <p>Monday, March 30, 2009</p>	<p>Rev</p> <p>-2</p>
<p>Sheet</p> <p>25</p>	<p>of</p> <p>40</p>








Dr-Bios.com

UMA

緯創資通 Wistron Corporation		<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
POWER BUTTON CONN			
Size A3	Document Number JM41/JM51_UMA	Rev -2	
Date: Thursday, March 26, 2009		Sheet 26 of 40	1




CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

- Channel 1: CPU
- Channel 2: Palmrest
- Channel 3: T8



SHDN SEL

PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED

TRIP SET

Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100

Dr-Bios.com


UMA

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Thermal/Fan Controller**

Size: Document Number **JM41/JM51 UMA** Rev: -2


Date: Monday, March 30, 2009 Sheet 27 of 40



GREEN ADAPTER CIRCUIT




Internal Keyboard Connector



MB PIN DEFIN: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
 KB PIN DEFIN: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24



Dr-Bios.com




UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **KBC WPC773**

Size: A2
 Document Number: **JM41/JM51 UMA**
 Date: Monday, March 30, 2009

Page: 28 of 40



GOLDEN FINGER FOR DEBUG BOARD




UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BIOS	
Size	Document Number	JM41/JM51 UMA	
Date:	Monday, March 30, 2009	Sheet	29 of 40
		Rev	-2


Dr-Bios.com


TOUCH PAD





Dr-Bios.com

UMA

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Touch PAD		
Size	Document Number	Rev
	JM41/JM51 UMA	-2
Date: Thursday, March 26, 2009		Sheet 30 of 40




-1_20090301





Dr-Bios.com

UMA		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LED	
Size	Document Number	JM41/JM51_UMA	Rev
Date: Thursday, March 26, 2009	Sheet	31	of 40
			-2




ODD Power



-2_20090310




Run Power




Dr-Bios.com


CPU_CORE
ISL6261A




RT8202 1D05V_S0




RT8202 1D5V_S3




GFX_CORE
ISL6263A




RT9026 0D9V_S0




TPS51125
5V/3D3V




Adapter





Charger MAX8731A



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.










Dr-Bios.com

UMA	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RT8202 1D5V	
Size A3	Document Number
	JM41/JM51 UMA
Date: Thursday, March 26, 2009	Sheet 36 of 40
	Rev -2



Dr-Bios.com

UMA

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	EMI/Spring/Boss
Size	Document Number
Date: Thursday, March 26, 2009	JM41/JM51 UMA Sheet 39 of 40