

# Storm UMA Schematics Document Chief River Intel PCH

*8G:FOR 8G DIMM*


Dr-Bios.com

STORM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		<b>Cover Page</b>	
Size A3	Document Number <b>Storm</b>	Rev <b>-1</b>	
Date: Monday, June 25, 2012	Sheet 1	of	102

Project code : 91.4WE01.001  
 PCB P/N : 48.4WE05.0SA  
 Revision : 12223-1

# Storm Block Diagram



SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC		SYSTEM DC/DC	
UP6128PQDD 45		UP6183PQAG 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	3D3V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC		SYSTEM DC/DC	
UP6165BQKF 46		NCP5911MNTBG 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC_GFXCORE_PWR
VGA		TI CHARGER	
RT8208BGQW 92		BQ24745RHDR 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	DCBATOUT	BT+
SYSTEM DC/DC		SYSTEM DC/DC	
RT9025 47		RT9025-25PSP 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0	1D8V_S0	1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0	3D3V_S5	1D8V_VGA_S0
Switches		Switches	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0	1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0	3D3V_S0	3D3V_VGA_S0
PCB LAYER			
L1: Top	L6: Signal	L7: GND	L8: Signal
L2: VCC	L3: Signal	L4: VCC	L9: GND
L5: Signal	L10: Bottom		

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

**USB Table**

Pair	Device
0	USB3.0 Ext. port 1
1	USB3.0 Ext. port 2
2	NC
3	NC
4	Card Reader
5	WLAN+BT
6	CCD
7	X
8	X
9	NC
10	NC
11	NC
12	NC

**SMBus ADDRESSES**

I <sup>2</sup> C / SMBus Addresses		Ref Des	HURON RIVER ORB Bus	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER	BAT_SCL/BAT_SDA		BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP	SML1_CLK/SML1_DATA		SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI	PCH_SMBDATA/PCH_SMBCLK		PCH_SMBDATA/PCH_SMBCLK	
	PCH_SMBDATA/PCH_SMBCLK		PCH_SMBDATA/PCH_SMBCLK	
	PCH_SMBDATA/PCH_SMBCLK		PCH_SMBDATA/PCH_SMBCLK	
	PCH_SMBDATA/PCH_SMBCLK		PCH_SMBDATA/PCH_SMBCLK	

**PCIE Routing**

LANE1	N/A
LANE2	N/A
LANE3	N/A
LANE4	WLAN
LANE5	Thunderbolt
LANE6	Thunderbolt
LANE7	Thunderbolt
LANE8	Thunderbolt

**SATA Table**

SATA	
Pair	Device
0	mSATA1
1	mSATA2
2	N/A
3	N/A
4	N/A
5	N/A

STORM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Table of Content**

Size A3 Document Number **Storm** Rev -1  
 Date: Monday, June 25, 2012 Sheet 3 of 102

SSID = CPU

Signal Routing Guideline:  
 PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
 PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.


Note:  
 Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
 Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
 Lane reversal does not apply to FDI sideband signals.

Impedance: 85 ohm





Signal Routing Guideline:  
 EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
 EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.





NOTE:  
 Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD# on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.

Dr-Bios.com


SSID = CPU




Disabling Guidelines:  
 If motherboard only supports external graphics or without eDP,  
 Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5%  
 resistor.  
 Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5%  
 resistor power (~15 mW) may be wasted.



Dr-Bios.com



SSID = CPU



Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1 kOhms resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2]	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition  0: Lane Reversed	0
CFG[4]	Display Port Presence strap	1: Disabled - No Physical Display Port attached to Embedded DisplayPort No connect for disable  0: Enabled - An external Display Port device is connected to the Embedded Display Port  Pull-down to GND through a 1KΩ ± 5% resistor to enable port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	00
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

Dr-Bios.com

STORM

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (RESERVED)

Size A3 Document Number Rev -1


Date: Monday, June 25, 2012 Storm Sheet 7 of 102

SSID = CPU


ULV:14W  
Iccmax:33A  
ICC\_TDC:25A

POWER

Iccmax:8.5A  
ICC\_TDC:8.5A



Layout Note: 2.2u Cap place under CPU



- A26 VCC1
- A27 VCC2
- A28 VCC3
- A31 VCC4
- A38 VCC5
- A39 VCC6
- A47 VCC7
- C29 VCC8
- C32 VCC9
- C37 VCC10
- C39 VCC11
- C40 VCC12
- C42 VCC13
- C43 VCC14
- D27 VCC15
- D31 VCC16
- D34 VCC17
- D37 VCC18
- D38 VCC19
- D42 VCC20
- E28 VCC21
- E37 VCC22
- E38 VCC23
- E39 VCC24
- E41 VCC25
- E37 VCC26
- F38 VCC27
- F38 VCC28
- F38 VCC29
- F32 VCC30
- F32 VCC31
- F32 VCC32
- F32 VCC33
- F38 VCC34
- G42 VCC35
- H51 VCC36
- H26 VCC37
- H29 VCC38
- H32 VCC39
- VCC40
- H32 VCC41
- H35 VCC42
- H37 VCC43
- H38 VCC44
- H37 VCC45
- H40 VCC46
- J28 VCC47
- J29 VCC48
- J29 VCC49
- J37 VCC50
- J34 VCC51
- J35 VCC52
- J37 VCC53
- J38 VCC54
- K40 VCC55
- K26 VCC56
- K27 VCC57
- K29 VCC58
- K30 VCC59
- K34 VCC60
- K35 VCC61
- K37 VCC62
- K39 VCC63
- K41 VCC64
- L26 VCC65
- L26 VCC66
- L28 VCC67
- L33 VCC68
- L36 VCC69
- L46 VCC70
- N26 VCC71
- N30 VCC72
- N34 VCC73
- N38 VCC74
- N38 VCC75
- N38 VCC76


CORE SUPPLY

PEG IO AND DDR IO

OUTLET RAILS

SVID

SENSE LINES



71.001VY.A0U


Dr-Bios.com



SSID = CPU

POWER

Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT  
should have 10 mils trace width.



PROCESSOR DDR 1.5V QUIET RAIL (BGA only)  
+V1.5S\_VCCD\_Q should be short to +V1.5S\_VCCDDQ on board

VID0	VID1	VCCSA ULV
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V

STORM

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (VCC\_GFXCORE)


Size A3 Document Number Rev -1

Date: Monday, June 25, 2012 Sheet 9 of 102

Dr-Bios.com

CPU1H


8 OF 9



IVY-BRIDGE-GP-NF

CPU1I

9 OF 9



IVY-BRIDGE-GP-NF

STORM

**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>CPU (VSS)</b>
Size	Document Number	Rev	
A3		<b>Storm</b>	<b>-1</b>
Date:	Monday, June 25, 2012	Sheet	10 of 102

Dr-Bios.com

reserve

JE40 delete XDP function

STORM

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**XDP**

Size  
A4

Document Number

**Storm**








Rev  
**-1**

Date: Monday, June 25, 2012

Sheet 11 of 102
















Dr-Bios.com

SSID = MEMORY







# SSID = MEMORY

- 6 M\_A\_A[15:0] <<<>
- 6 M\_A\_DO[63:0] <<<>
- 6 M\_A\_DDS[7:0] <<<>
- 6 M\_A\_DDS[7:0] <<<>



David -SA



STORM

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehch, Taipei Hsien 221, Taiwan, R.O.C.

File: **DDR3L-MEMDOWN2**

Size: A2	Document Number: STORM	Rev: 1
Date: Monday, June 25, 2012	Sheet: 16	of 102

(Blanking)

STORM

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR3-SODIMM3**


Size A4	Document Number <b>Storm</b>	Rev <b>-1</b>
------------	---------------------------------	------------------

Date: Monday, June 25, 2012 Sheet 16 of 102

Dr-Bios.com


### 3.24.2 LVDS Disable Guidelines

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
Data/Clock/Control	.	All signals associated with the interface can be left as No Connect.	✓
Power Supply	.	The supply pins VCC_TX_LVDS, and VCCA_LVDS can be connected to GND.	✓



### 3.24.4 CRT Disable

Name	System Pull-up/Pull-down	Schematic Notes	✓
CRT_RED CRT_GREEN CRT_BLUE CRT_HSYN CRT_VSYN	.	Leave as No Connect.	✓
CRT_IRTN	.	Connect directly to GND plane on the motherboard.	✓
DAC_IREF	1-kΩ ± 5% pull-down to GND.	.	✓
VCCADAC	Connect to +V3.3 power-rail.	.	✓




if use CRT change 1K to +/- 0.5% (64.10016.6DL)

Dr-Bios.com

STORM

		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>PCH (LVDS/CRT/DDI)</b>		
Size A3	Document Number	Rev
	Storm	-1
Date: Tuesday, June 26, 2012	Sheet 17	of 102

SSID = PCH




USB Table

Pair	Device
0	USB3.0 Ext. port 1
1	USB3.0 Ext. port 2
2	NC
3	NC
4	Card Reader
5	Mini Card1 (WLAN)
6	CCD
7	X
8	X
9	NC
10	NC
11	NC
12	NC

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)

STORM

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number: **Storm** Rev: **-1**





Date: Monday, June 25, 2012 Sheet 18 of 102






**SSID = PCH**

**Signal Routing Guideline:**  
**DMI\_ZCOMP** keep W=4 mils and routing length less than 500 mils.  
**DMI\_IRCOMP** keep W=4 mils and routing length less than 500 mils.





System Power Management




Deep S4/S5 Supported

Deep S4/S5 Not Supported



**For platforms not supporting Deep S4/S5**  
**1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)**  
**2.DPWROK and RSMRST# will rise at the same time (connected on board)**  
**3.SLP\_SUS# and SUSACK# are left as 'no connect'**  
**4.SUSWARN# used as SUSPWRDNACK/GPIO30**

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



Dr-Bios.com

STORM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**



Size A3 Document Number: **Storm** Rev: **-1**

Date: Monday, June 25, 2012 Sheet 19 of 102

SSID = PCH





FOR SIV, PLS near PCH










PCIECLKRQ1# and PCIECLKRQ2# Support 80 power only

2012/01/05 For DRAM




As Flex clocks, can be configured as 48 MHz/ 24 MHz, 33 MHz, 27 MHz (Speed or Nonspread), 14.318 MHz. Refer to the PCH External Design Specification (EDS) for configuration options of Flex Clocks.

Table with 4 columns and 10 rows for DRAM configuration, including ELPIDA 2GB PER Channel and ELPIDA 4GB PER Channel options.



# SSID = PCH



-SB height concern, do not change to 0603, so change C from 1uF to 0.1uF change R from 20K to 200K for AFR

INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Low - Enable external VRs

**Layout Note:**  
Place close together.

**RTC Reset**

**Layout Note:**  
HDA\_SDO and HDA\_BCLK must be length matched to within 500 mils

**Flash Descriptor Security Override**

HDA_SDO	Low = Default High = Enable
---------	--------------------------------


**No Reboot Strap**

HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------


**PLL ODVR VOLTAGE**

HDA_SYNC	Low = 1.8V (Default) High = 1.5V
----------	-------------------------------------

New KBC check



**HDA\_SYNC:**  
This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices(Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.



STORM





**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number Rev -1



Date: Tuesday, June 26, 2012 Storm Sheet 21 of 102

**SSID = PCH**




**Pass Word Clear**

20 DRAM\_TYPE1 <<>>



NCTF TEST PIN:  
A4, A44, A46, A47, A48, A5, B3, B47, B01, B09, B81, B89, F1, F49, B345, B346, B35, B35, C2, C43, D1, D49, E1, B49, F1, F49

71.PANTH.00U



**Layout Note:**

FDI TERMINATION VOLTAGE OVERRIDE (Reserved)	
FDI_OVRVLTG (GPIO37)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE (Reserved)	
DMI_OVRVLTG (GPIO36)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Chip Enable (Reserved)	
ICC_EN# (GPIO8)	HIGH - DISABLED [DEFAULT] LOW - ENABLED

PLL ON DIE VR ENABLE	
PLL_ODVR_EN (GPIO28)	HIGH - DISABLED [DEFAULT] LOW - ENABLED

Dr-Bios.com


STORM

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size A3 Document Number Rev -1

Date: Monday, June 25, 2012 Storm Sheet 22 of 102



External Graphics (Processor Graphics Disable) (Sheet 3 of 3)

Pin Name	Recommendation
Power	
VccADAC	3.3 V. This rail should be powered up during S0 system state. Note that Thermal Sensor shares the same power supply rail with DAC.
VccALVDS	Connect to GND
VccTX_LVDS	Connect to 1.05-V Core Voltage
VccADPLLA	
VccADPLLB	

Dr-Bios.com

STORM


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (POWER1)

Size A3 Document Number Rev -1

Date: Wednesday, June 27, 2012 Sheet 23 of 102


SSID = PCH



**Table 5-1. Voltage Ramp Up/Down Requirements for the PCI Suspend Well Voltage Rails**

Va	Vb	Power-Up Requirement	Power-Down Requirement
VSREF_SUS	VCCSUS3_3	a) VCCSREF_SUS must be powered up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V. b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V.
VSREF	VCC3_3	a) VSREF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VCCVRM4	Internal PLL and VRMs (1.8V for Desktop)
VCCVRM	1.8V Internal PLL and VRMs (1.8V for Desktop)



STORM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (POWER2)**

Size A3 Document Number Rev **-1**

Date: Wednesday, June 27, 2012 Sheet 24 of 102

Dr-Bios.com

SSID = PCH



**STORM**

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (VSS)**

Size A3 Document Number **Storm** Rev **-1**

Date: Monday, June 25, 2012 Sheet 25 of 102


Dr-Bios.com

Dr-Bios.com

STORM





STORM		
緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>Clock(colay)</b>		
Size	Document Number	Rev
A3	<b>Storm</b>	-1
Date: Monday, June 25, 2012	Sheet 26 of 102	1






PCB VER AD(GPI01)	FULL-LOW RESISTOR	FULL-HIGH RESISTOR	VOLTAGE
Reserved	100.0k	10.0k	3.3V
Reserved	100.0k	30.0k	2.55V
Stream MP	100.0k	47.0k	2.24V
Stream PD	100.0k	64.9k	2.0V
Stream ENG	100.0k	81k	2.07V
HiBum MP	100.0k	100.0k	1.65V
HiBum PD	100.0k	124.8k	1.55V
HiBum ENG	100.0k	174.0k	1.38V
HiBum LAB	100.0k	215.0k	1.04V

# SSID = Thermal





**Layout notice :**

- \* Put the C1 2200pF to close the nct7718W
- \* Add ground shielding for D+ and D- traces
- \* D+/D- route has to be away from the high noise area
- \* The recommended traces width and ground shielding spacing are 10mils



\*Layout\* 15 mil

\*Layout\* 15 mil



## Setting 85°C


ALERT# /T\_CRIT#  
Pull-up Resistor

R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	87°C	97°C	107°C	117°C	
79°C	89°C	99°C	109°C	119°C	
81°C	91°C	101°C	111°C	121°C	
83°C	93°C	103°C	113°C	123°C	
85°C	95°C	105°C	115°C	125°C	

T\_CRIT temperature strapping point

The default value is trapping after power up 100ms by different pull-up resistors of T\_CRIT# and ALERT# pin:

TEMPERATURE (°C)	T_CRIT#				
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
77	77	87	97	107	117
79	79	89	99	109	119
81	81	91	101	111	121
83	83	93	103	113	123
85	85	95	105	115	125




STORM

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NUVOTON\_NCT7718W**

Size A3 Document Number Rev -1

Date: Wednesday, June 27, 2012 Sheet 28 of 102



# AUDIO OP AMPLIFIER

## JE40 delete AMP function

STORM

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Audio AMP**

Size

Document Number

Rev

A4

**Storm**

**-1**

Date: Monday, June 25, 2012

Sheet 30 of 102



Dr-Bios.com

# Blanking

Dr-Bios.com

STORM


緯創資通		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>AR8158</b>			
Size	Document Number		Rev
A3	<b>Storm</b>		<b>-1</b>
Date:	Monday, June 25, 2012	Sheet 31 of	102



Near CARD1 Pin11, Pin18, Pin22

1	RREF	I	Connect external resistor (6.2K ± 1%) to reference ground
2	DM	I/O	USB D- signal
3	DP	I/O	USB D+ signal
4	3V3_IN	I	3.3V power input
5	CARD_3V3	O	3.3V power for all cards
6	V18	O	Regulated supply voltage (1.8V ±10%) from internal 3.3V to 1.8V regulator; supplies internal digital circuits. An external capacitance should be connected
7	XID_CD#	I	xID Card Detect (xID CD#)
8	SP1	I/O	xID Ready Signal (xID RDY), SD Write Protect (SD WP) and MS Check (MS CLK)
9	SP2	I/O	xID REF and MS Card Detect (MS INSP)
10	SP3	I/O	xID CE# and SD Data 1 (SD DAT1)
11	SP4	I/O	xID CLE, SD Data 0 (SD DAT0) and MS Data 7 (MS D7)
12	SP5	I/O	xID ALE, SD Data 7 (SD DAT7) and MS Data 3 (MS D3)
13	SP6	I/O	xID WE# and SD Card Detect (SD CD#)
14	SP7	I/O	xID Write Protect (xID WP), SD Data 6 (SD DAT6) and MS Data 6 (MS D6)
15	SP8	I/O	xID Data 0 (xID D0), SD Clock (SD CLK) and MS Data 2 (MS D2)
16	SP9	I/O	xID Data 1 (xID D1), SD Data 5 (SD D5) and MS Data 0 (MS D0)
17	GPIO0	I/O	General purpose input/output with interrupt ability
18	SP10	I/O	xID Data 2 (xID D2) and SD command signal (SD CMD#)
19	SP11	I/O	xID Data 3 (xID D3), SD Data 4 (SD DAT4) and MS Data 4 (MS D4)
20	SP12	I/O	xID Data 4 (xID D4), SD Data 3 (SD DAT3) and MS Data 1 (MS D1)
21	SP13	I/O	xID Data 5 (xID D5), SD Data 2 (SD DAT2) and MS Data 5 (MS D5)
22	SP14	I/O	xID Data 6 (xID D6) and MS RS
23	XID_D7	I/O	xID Data 7 (xID D7)
24	CLK_IN	I	48MHz clock directly input

FOR SIV, PLS near U3201



Dr-Bios.com

STORM

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CARDREADER</b>			
Size A3	Document Number	<b>Storm</b>	
Date: Monday, June 25, 2012	Sheet 32	of	102


Reserved

Dr-Bios.com



STORM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	Storm	-1	
Date:	Monday, June 25, 2012	Sheet	33 of 102

# Power Sequence




## SB\_20120129\_IOAC




# ANNIE Run Power

Modify the MOS package for placement



## SB\_20120129\_IOAC



STORM


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Power Plane Enable</b>		
Size A3	Document Number <b>Storm</b>	Rev <b>-1</b>
Date Monday, June 25, 2012	Sheet 36	of 102









Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation





package => SOT-23  
AO3468 -> Rds (on) <155-ohm  
2N702 Rds (on) -> 3-ohm



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK





S3 Power Reduction Circuit  
SM\_DRAMPST#  
Desing guide updated  
Rev 0.9 from '0-ohm' to  
'1Kohm'



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK

Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK



Check DY R3701 or 04?

For U3701 not OD AND gate  
R3719 to 64.15015.6DL  
R3720 to 64.75005.6DL  
R3702 to DY

SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic







STORM

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	ADAPTER
Size A3	Document Number
Date: Monday, June 25, 2012	Storm
Sheet 37	of 102
Rev	-1

# ANNIE solution

1Pin=3A

## Adaptor in to generate DCBATOUT





STORM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>DCIN JACK</b>			
Size	Document Number		Rev
Custom	<b>Storm</b>		<b>-1</b>
Date:	Monday, June 25, 2012	Sheet	38 of 102

Dr-Bios.com

# BATTERY CONNECTOR





STORM

緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title		<b>BATT CONN</b>	
Size	Document Number	Rev	
A4	<b>Storm</b>	<b>-1</b>	
Date	Monday, June 25, 2012	Sheet	39 of 102

Dr-Bios.com



# SSID = Charger



Charger Current=1.4-3.6A









AD+ total power	R1	R2
45w	294k	49.9k
65w	187k	49.9k
90w	121k	49.9k




# Dr-Bios.com

BOM control


	Main source	2nd source
PU4101	84.03664.037 (FDM33664S)	84.00038.A37 (RJK03P8DPA)
	Mount	Mount



PU4103 need change to TPS51275A  
PN:74.51275.003  
waiting for symbol




See Table 1



$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 6.8K / 10K)$$


$$= 3.36V$$



$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 33K / 21K)$$


$$= 5.14V$$



$$V_o = 1.25 * (1 + (R1/R2))$$

Table 1. SKIP mode operation (51275A)

	SKIPSEL	Skip mode operation
51275	n/a	Auto-skip
51275A	Hi	OOA
	Lo	Auto-skip



SSID = CPU.Regulator

Volterra's suggestion:  
**VCC 31x22uF(0603) for 1-PHASE VCC**  
**VCCAXG 28x22uF(0603) for 1-PHASE VCCAXG**

Boot Voltage	PR4265	PR4204
0V	825ohm	825ohm
1V	191ohm	191ohm




Table 1: R<sub>DES</sub> Selection Table

1	20	1180
1	24	976
1	28	845
1	32	732
1	36	649
1	40	580
1	44	536
1	48	487
2	40	580
2	48	487
2	56	445
2	64	403
2	72	369
2	80	340
2	88	315
2	96	293
3	60	377
3	72	317
3	84	276
3	96	245
3	108	220
3	120	200
3	132	183
3	144	170

**R<sub>1</sub> and R<sub>2</sub> Selection**


Along with R<sub>DES</sub>, The values of R<sub>1</sub> and R<sub>2</sub> determine the load line according to Equation 4.


Equation 4

$$R_{LL}[\Omega] = \frac{R_1}{R_2} \cdot \frac{1}{2.2} \cdot R_{DES} \cdot \frac{1}{K_f}$$

With K<sub>f</sub> being the slave current feedback gain and R<sub>1</sub> having a typical value of 10kΩ. Next, the required value of R<sub>2</sub> can be calculated to achieve the desired load line using Equation 4 and previously selected values for R<sub>1</sub> and R<sub>DES</sub>.

→ R<sub>LL</sub> is inverse proportion to R<sub>2</sub>  
 K<sub>f</sub>=95000






Dr-Bios.com

STORM

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>VT1318+1323 CPU CORE2+1(2/3)</b>	
Size	Document Number
<b>Storm</b>	
Date: Monday, June 25, 2012	Sheet 43 of 102
Rev	-1





Dr-Bios.com



Delete the old version VT386F circuit


140mils or Copper Shape



DEL OUTPUT GAP


PL4502 LAB2改為68.R2210.10R

400mils or Copper Shape




Design Current = 12A  
OCP > 19.5A

Change to 0603\_4V




Diff pair



VSENSE-TRACE ROUTED DIFFERENTIALLY PARALLEL TO VSENSE+

close output MLCC



Change 0R PAD to 0R and DY


Dr-Bios.com

STORM







緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: VT386 +1.05V VTT

Size A3	Document Number	Rev -1
Date: Monday, June 25, 2012	Storm	Sheet 45 of 102




**VT357 for 1D35V**





collect all AGND referenced signals before dropping to GND

Don't connect AGND and GND under the chip






VENSE- trace routed differentially parallel to VSENSE+




**RT9026 for 0D675V\_S0**

0.675V Iomax=1A



**PT9041B for 1D5V\_S0**

Iomax=140mA



setting Vout  
 $V_{out} = 0.6 * (1 + R1/R2)$




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **DC-DC VCC1R5A**

Size	Document Number	Rev
Custom	Storm	-1

Date: Monday, June 25, 2012 Sheet 48 of 102



Dr-Bios.com




**DEL OUTPUT GAP**

**RT8068A for 1D8V\_S0**

**I<sub>omax</sub>=1.242A**  
**OCP>5A**



$V_o = 0.6 * (1 + (R1/R2))$



45,46 RUNPWROK <<< 1 2  
46 1D5V\_S0\_EN <<< Do Not Stuff  
27,29,36,37,61 EC\_PM\_SLP\_S3# >>> 1 2  
Do Not Stuff


STORM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title <b>1D8V_S0 SYW231</b>		
Size A4	Document Number <b>Storm</b>	Rev <b>-1</b>
Date Monday, June 25, 2012	Sheet 47	of 102

Dr-Bios.com


# SY8037 for VCCSA




VID0	VID1	VCCSA ULV
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V



DEL OUTPUT GAP




Vccsa PWR IN



CYNTEC - PCMB042T-R47MS  
 package : 4.15 \* 4 \* 1.8  
 ID 7 A ~ 9.5A  
 DCR = 12.5 ~ 14mOhm

Design Current = 4 A  
 6.6A < OCP < 7.8A



Dr-Bios.com

STORM

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: SY8037\_VCCSA

Size A3 Document Number Storm Rev -1



Date: Monday, June 25, 2012 Sheet 48 of 102

**SSID = VIDEO**







**EDP CONNECTOR**



**Camera Power**



output turn-On Rising Time:1.3ms~2.7ms  
current limit:2~3.3A  
Previous parts (74.05285.07F) rise time:1.5ms ~5ms  
current limit:1.5ms~ 3.5ms



STORM			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: <b>LCD/Inverter CONN</b>			
Size: A3	Document Number: Storm	Rev: -1	
Date: Friday, June 29, 2012	Sheet: 49	of 102	

Dr-Bios.com


Pull High 5V Design on CRT Board  
CRT DDCDATA & DDCCLK level shift

Dr-Bios.com




STORM

STORM		<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>CRT Connector</b>	
Size A3	Document Number <b>Storm</b>	Rev <b>-1</b>	
Date: Monday, June 25, 2012	Sheet 50	of 102	

HDMI Level Shifter



Micro HDMI CONN



Pin Defn

Pin	Signal Assignment
1	HPD_HDMI_CON
2	HPD_HDMI_CON
3	HPD_HDMI_CON
4	HPD_HDMI_CON
5	HPD_HDMI_CON
6	HPD_HDMI_CON
7	HPD_HDMI_CON
8	HPD_HDMI_CON
9	HPD_HDMI_CON
10	HPD_HDMI_CON
11	HPD_HDMI_CON
12	HPD_HDMI_CON
13	HPD_HDMI_CON
14	HPD_HDMI_CON
15	HPD_HDMI_CON
16	HPD_HDMI_CON
17	HPD_HDMI_CON
18	HPD_HDMI_CON
19	HPD_HDMI_CON
20	HPD_HDMI_CON
21	HPD_HDMI_CON
22	HPD_HDMI_CON
23	HPD_HDMI_CON

Dr-Storm.com

Dr-Bios.com

STORM

緯創資通 <b>Wistron Corporation</b> <small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <b>eDP</b>	
Size A3	Document Number <b>Storm</b>
Date: Monday, June 25, 2012	Sheet 52 of 102
Rev <b>-1</b>	



(Blanking)

STORM

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **S-VIDEO**

Size A4	Document Number <b>Storm</b>	Rev <b>-1</b>
------------	---------------------------------	------------------

Date: Monday, June 25, 2012 Sheet 53 of 102

Dr-Bios.com

(Blanking)

STORM

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number <b>Storm</b>	Rev <b>-1</b>
------------	---------------------------------	------------------

Date: Monday, June 25, 2012 Sheet 54 of 102

Dr-Bios.com

SSID = User.Interface



# *ITP Connector*

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.




Dr-Bios.com

STORM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>ITP</b>			
Size A4	Document Number <b>Storm</b>		Rev <b>-1</b>
Date: Monday, June 25, 2012		Sheet 55 of	102



### DEBUG CARD



Dr-Bios.com

ESATA Power

USB CHARGER


Dr-Bios.com

STORM

STORM		<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>E-SATA/USB CHARGER</b>	
Size A3	Document Number <b>Storm</b>	Rev <b>-1</b>	
Date: Monday, June 25, 2012	Sheet 57	of 102	


SSID = AUDIO

### LINE OUT




22.10270.L31

### Speaker Connector



20.F1639.004



Dr-Bios.com

STORM			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		Audio Jack	
Size	Document Number	Rev	
Custom	Storm	-1	
Date:	Monday, June 25, 2012	Sheet	58 of 102

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.





# Without LAN

Dr-Bios.com

STORM


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LAN CONNECTOR</b>			
Size A4	Document Number <b>Storm</b>		Rev <b>-1</b>
Date:	Monday, June 25, 2012	Sheet	59 of 102

SSID = Flash.ROM




SPI Flash ROM(4M) for KBC


20111208-SA





Flash ROM:72.25Q32.B01(4M)




SPI Flash ROM(2M) for PCH



Flash ROM:72.25Q16.G01(2M)



SSID = RBATT




RTC battery charger circuit

Dr-Bios.com







SSID = USB

Change Main source Support 2.45A



Change Main source Support 2.45A



Pin #	Name	Type	Description
1	CEN#	Output	P-FET Open Drain Output. Current Limit Switch (CLS) Control Output. CB changes from 0 to 1 or 1 to 0. CEN# will be high for 2 seconds (typ)
4	SMART-CDP	Input	Input Control logic (see truth table)
8	CB	Input	Switch Control Bit 0 = autodetection charger identification active 1 = charging downstream port with active USB2.0 data communication mode with 1.5A support



STORM

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size: Custom Document Number: Storm Rev: -1

Date: Monday, June 25, 2012 Sheet: 61 of 102



**JE40 modify**

USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

Dr-Bios.com

STORM

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB 3.0 Port**

Size A3 Document Number **Storm** Rev **-1**

Date: Tuesday, June 26, 2012 Sheet 62 of 102

SSID = User.Interface  
Bluetooth Module conn.

Without BT

Dr-Bios.com


STORM

<b>緯創資通</b>		<b>Wistron Corporation</b>
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Bluetooth</b>		
Size	Document Number	Rev
A4	<b>Storm</b>	<b>-1</b>
Date:	Monday, June 25, 2012	Sheet 63 of 102

Finger printer

JE40 delete FP function



STORM

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size

A4

Document Number

**Storm**

Rev

**-1**




Date: Monday, June 25, 2012

Sheet 64 of 102


Dr-Bios.com

# SSID = Wireless Mini Card Connector(802.11a/b/g/n)


## SB\_20120113\_IOAC



## SB\_20120129\_IOAC



## -SC



Dr-Bios.com

STORM

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>MINICARD(WLAN)/ITP CONN</b>	
Size	Document Number
A3	Storm
Date: Monday, June 25, 2012	Sheet 65 of 102
Rev -1	

Dr-Bios.com

STORM

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--

Title	<b>WWAN Connector(mSATA)</b>	
-------	------------------------------	--

Size	Document Number	Rev
A4	<b>Storm</b>	<b>-1</b>

Date: Monday, June 25, 2012	Sheet 66 of 102
-----------------------------	-----------------

# Blanking

Dr-Bios.com

STORM


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **M-SATA**

Size A4 Document Number **Storm** Rev **-1**

Date: Monday, June 25, 2012 Sheet 67 of 102

SSID = User.Interface



STORM

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Light SENSOR</b>		
Size	Document Number	Rev
A4	<b>Storm</b>	<b>-1</b>
Date:	Monday, June 25, 2012	Sheet 68 of 102

Dr-Bios.com





SSID = KBC

Pin number	Pin Define
1	VDDK(3.3V)
2	PCCLK
3	PCDt
4	DGND
5	NC*(SDA)
6	NC*(SCL)
7	NC*(INT)
8	NC

### TOUCH PAD



Note: Reserve for SMBus

27 TPCLK  
27 TPDATA  
20 PCH\_SMBDATA  
20 PCH\_SMBCLK  
18 TP\_IN#



### Internal Keyboard Connector

0.5 pitch



<<< KROW[0..7] 27  
>>> KCOL[0..15] 27



R01 R02 R03 R04 R05 R06 R07 R08 R09 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24  
C01 C02 C03 C04 C05 C06 C07 C08  
26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

VIEW FROM  
TOP SIDE  
PIN NUMBER

Dr-Bios.com

STORM

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Key Board/Touch Pad</b>	
Size A3	Document Number <b>Storm</b>
Date: Wednesday, June 27, 2012	Sheet 69 of 102
Rev <b>-1</b>	



STORM


緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Hall Sensor/DMIC CONN**

Size A4	Document Number <b>Storm</b>	Rev <b>-1</b>
------------	---------------------------------	------------------

Date: Monday, June 25, 2012 Sheet 70 of 102

Dr-Bios.com



STORM

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number

**Storm**

Rev

**-1**

Date: Monday, June 25, 2012

Sheet 71 of 102

Dr-Bios.com

(Blanking)

STORM

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Storm**

Rev  
**-1**

Date: Monday, June 25, 2012

Sheet 72 of 102

Dr-Bios.com

(Blanking)

STORM

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**Storm**

Rev  
**-1**

Date: Monday, June 25, 2012

Sheet 73 of 102

Dr-Bios.com

# *Micro SD Card Reader*

STORM

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Micro SD Card Reader**

Size  
A4

Document Number



**Storm**

Rev  
**-1**

Date: Monday, June 25, 2012

Sheet 74 of 102

Dr-Bios.com




STORM

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>Deep Standby</b>	
Size	Document Number	Rev	
A4	<b>Storm</b>	<b>-1</b>	
Date:	Monday, June 25, 2012	Sheet	80 of 103

Dr-Bios.com



STORM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Reserved**

Size: A4 | Document Number: **Storm** | Rev: **-1**


Dr-Bios.com




### Power button LED








### Power STDBY\_LED



### Battery LED2 (DC\_BATFULL)



### Battery LED1 (CHARGE)



Dr-Bios.com

STORM			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: LED Bard/Power Button			
Size A3	Document Number	Storm	Rev -1
Date: Monday, June 25, 2012	Sheet 82	of 102	

SSID = SDIO

Dr-Bios.com






STORM

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **TOUCH PANEL**

Size A4 Document Number **Storm** Rev **-1**

Date: Monday, June 25, 2012 Sheet 96 of 102



### Check test point




Test Point放在Dimm  
Door打開可量測處

Dr-Bios.com


STORM

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
<b>UNUSED PARTS/EMI Capacitors</b>		
Title	Document Number	Rev
	<b>Storm</b>	<b>-1</b>
Date: Tuesday, June 26, 2012	Sheet 97 of 102	


# Intel Power Up Sequence



# Intel S3 Sequence




# Intel Deep S3 Sequence





Dr-Bios.com


# WISTRON CHIEF RIVER POWER UP SEQUENCE DIAGRAM



Dr-Bios.com




**Thunderbolt Power**




Dr-Bios.com

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




Dr-Bios.com

# Thermal Block Diagram



# Audio Block Diagram



Dr-Bios.com