

Compal Confidential

Model Name : Q3ZMC

File Name : LA-8481P

Compal Confidential

Q3ZMC UMA M/B Schematics Document


Intel Ivy/Sandy Bridge SFF BGA 1023p Processor
/Panther Point 989p PCH
/ DDR3L Memory Down *8

2012-04-11

REV: 1.0 (MP SMT)

Dr-Bicom.com

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
				Date: Thursday, April 12, 2012	Sheet 1 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date: Thursday, April 12, 2012				Sheet	2 of 51

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.35V	+1.35VP to +1.35V power rail for DDR3L	ON	ON	OFF
+1.35VS	+1.35V to +1.35VS switched power rail	ON	OFF	OFF
+0.675VS	+0.675VSP to +0.675VS switched power rail for DDR3L terminator	ON	OFF	OFF
+1.5VS	+1.5VSP to +1.5VS power rail for PCH	ON	OFF	OFF
+1.8VS	+3VALW to 1.8VS switched power rail for PCH	ON	OFF	OFF
+3VALW	+3VALWP to +3VALW always on power rail	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Resistor)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW always on power rail	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address

PCH SM Bus address

Device	Address
ChannelA	A0 1010 000X
ChannelB	A4 1010 010X

BOM Config

4319HNBOL01 :UMA@/DDR3L@/eDP@/USB3.0@/9012@/TB@/IVB@/HM77@/DS3@/TXM@/TPM@/128@/
4319HNBOL02 :UMA@/DDR3L@/eDP@/USB3.0@/9012@/TB@/IVB@/HM77@/DS3@/TXM@/TPM@

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.10.2
1	0.3 DVT:unknown MCU+MKS Motor,With TB IC
2	0.4 PVT1:PADAUK MCU+MKS Motor,Without TB IC
3	0.4 PVT2:PADAUK MCU+MKS Motor,With TB IC
4	1.0
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
Unpop	@
Connector	CONN@
UMA	UMA@
CPU	IVB@
PCH	HM77@
DDR3	DDR3@
DDR3L	DDR3L@
On Board DRAM	X76@
128bit RAM	128@
eDP	eDP@
LVDS	LVDS@
USB2.0 Conn	USB2.0@
USB3.0 Conn	USB3.0@
Thunderbolt	TB@
KB930	930@
KB9012	9012@
Normal S3	S3@
Deep S3	DS3@
TPM+TCM	TXM@
TPM	TPM@
TCM	TCM@

USB Port Table

USB 2.0	USB 1.1	Port	2 External USB Port
		0	USB port (Rear side 3.0)
		1	USB port (Rear side 3.0)
		2	
		3	
		4	
		5	
		6	
		7	
		8	
		9	Debug Port
		10	Camera
		11	
		12	mSATA(Reserve)
		13	BlueTooth

Dr-Bi

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2012/4/6	Notes List	
Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		Q3ZMC M/B LA-8481P Schematic	1.0
		Date: Thursday, April 12, 2012	Sheet 3 of 51



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms

PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

UMA only=>PEG NC

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...

Add eDP circuit




G3, W=4mil, S=15mil, L=500mil
 G1, W=12mil, S=15mil, L=500mil
 G4, W=4mil, S=15mil, L=500mil

ULV type P/N:
 1.SA00005B000: S IC AV8063801057400 QBP7 K0 1.7G BGA
 2.SA00005AZ30: S IC AV8063801057401 QBTP K0 1.5G BGA


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/4/6		2013/4/6		PROCESSOR(1/7) DMI, FDI, PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date		Sheet	Rev
	Q3ZMC M/B LA-8481P Schematic	Thursday, April 12, 2012		4 of 51	1.0

PCH->CPU
 UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWROK:DRAM power ok
 RESET#:都ok後請CPU做reset

Follow DG 1.2 & CRB1.0




Follow DG 1.2 & CRB1.0
 Buffered reset to CPU



RESET#:都ok後請CPU做reset

Follow DG 1.2 & CRB1.0




PROC_SELECT#
 Future platforms,PH VCPLL and connect to PCH DF_TVS

偵測CPU有無安裝

XBOX 三紅功能

Processor Pullups follow CRB1.0




Use open drain MOS:
 +1.05V5_VTT PH pop 75ohm
 series resistor pop 43ohm

UNCOREPWRGOOD:除了CPU_CORE以外的電OK

SM_DRAMPWROK:DRAM power ok

Use open drain MOS:
 +1.35V5 PH pop 200ohm
 series resistor pop 130ohm



Checklist 1.0 P.64 Processor Graphis Disable Guide
 DIS only SKU or UMA eDP disable
 DPLL_REF_SSCLK PD 1K_5% to GND
 DPLL_REF_SSCLK# PH 1K_5% to +1.05V5_VTT


DDR3 Compensation Signals
 Trace:10mil, Spacing:13mil, Max.Length:500mil

CRB1.0 PH 1K +3V5
 Check list 1.0 PH 5K +3V5
 Check list 1.2 PH 10K +3V5
 Debug port DG1.1-1.2 50-5K ohm


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PROCESSOR(2/7) PM,XDP,CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date:	Thursday, April 12, 2012	Sheet	5	of 51	

CFG Straps for Processor


PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed







eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express




PEG DEFER TRAINING CRB1.0 P.12	
CFG7	1: (Default) PEG Train immediately following xxRESET de assertion 0: PEG Wait for BIOS for training



Dr-Bios.com

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PROCESSOR(4/7) RSVD,CFG		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Q3ZMC M/B LA-8481P Schematic	
				Date:	Thursday, April 12, 2012	Sheet 7 of 51

INTEL Recommend VCC
3*330uF,12*22uF(0805),16*2.2uF(0402)
PD0.9



POWER


CORE SUPPLY

PEG IO AND DDR IO

QUIET RAILS

SVID

SENSE LINES



INTEL Recommend VCCIO
PD 0.9

330uF 1+1
10uF (0603) *5
1uF (0201) *16

330uF 1
10uF (0603) *5
1uF (0201) *10

VCCIO_SEL For 2012 CPU support	
A19	* 1 : +1.05VS_VTT 0 : +1.0VS_VTT

Check List R1.5
VIDALERT#:75ohm ±5% pull-up to VCCIO close to IMVP7
VIDSCLK: 55ohm ±5% pull-up to VCCIO close to IMVP7
VIDSOUT: 130ohm ±5% pull-up to VCCIO close to CPU
130ohm ±5% pull-up to VCCIO close to IMVP7

Check List R1.5
VCCSENSE:100ohm ±1% pull-up to VCC near processor.
VSSSENSE:100ohm ±1% pull-down to GND near processor.

Place the PU,PD resistors close to CPU

Should change to connect from power circuit & layout differential with VCCIO_SENSE.



INTEL Recommend VAXG
 2*330uF,5*22uF(0805),6*10uF(0603),6*1uF(0402)
 PD 0.9

ULV SC/DC GT1: 18A
 GT2: 33A

POWER

SA_DIMM_VREFDQ
SB_DIMM_VREFDQ
 For Future CPU M3 support,
 Sandy bridge not support M3,
 Check list1.0 & CRB say can NC

+V_SM_VREF should have 20 mil trace width

INTEL Recommend VDDQ
 1*330uF,8*10uF(0603),10*1uF(0402)
 PD0.9

Short for +1.35VS to +1.35V_CPU_VDDQ

Check List R1.5
 VCCAXG_SENSE:100ohm ±5% pull-up to VCC near processor.
 VSSAXG_SENSE:100ohm ±5% pull-down to GND near processor.

INTEL Recommend VCCPLL
 1*330uF,2*1uF(0402)
 PD 0.9

INTEL Recommend VCCSA
 1*330uF,5*10uF(0603),5*1uF(0402)
 PD0.9

- AA46 VAXG[1]
- AB47 VAXG[2]
- AB50 VAXG[3]
- AB51 VAXG[4]
- AB52 VAXG[5]
- AB53 VAXG[6]
- AB55 VAXG[7]
- AB56 VAXG[8]
- AB58 VAXG[9]
- AC61 VAXG[10]
- AD47 VAXG[11]
- AD48 VAXG[12]
- AD50 VAXG[13]
- AD51 VAXG[14]
- AD52 VAXG[15]
- AD53 VAXG[16]
- AD55 VAXG[17]
- AD56 VAXG[18]
- AD59 VAXG[19]
- AD59 VAXG[20]
- AE46 VAXG[21]
- N45 VAXG[22]
- P47 VAXG[23]
- P48 VAXG[24]
- P50 VAXG[25]
- P51 VAXG[26]
- P52 VAXG[27]
- P53 VAXG[28]
- P55 VAXG[29]
- P56 VAXG[30]
- P61 VAXG[31]
- T48 VAXG[32]
- T58 VAXG[33]
- T59 VAXG[34]
- T61 VAXG[35]
- U46 VAXG[36]
- V47 VAXG[37]
- V48 VAXG[38]
- V50 VAXG[39]
- V51 VAXG[40]
- V52 VAXG[41]
- V53 VAXG[42]
- V55 VAXG[43]
- V56 VAXG[44]
- V58 VAXG[45]
- V59 VAXG[46]
- W50 VAXG[47]
- W51 VAXG[48]
- W52 VAXG[49]
- W53 VAXG[50]
- W55 VAXG[51]
- W56 VAXG[52]
- W61 VAXG[53]
- Y48 VAXG[54]
- Y61 VAXG[55]
- VAXG[56]

GRAPHICS

DDR3 - 1.5V RAILS

- VDDQ[1] AJ28
- VDDQ[2] AJ36
- VDDQ[3] AL40
- VDDQ[4] AL30
- VDDQ[5] AL34
- VDDQ[6] AL38
- VDDQ[7] AL42
- VDDQ[8] AM33
- VDDQ[9] AM36
- VDDQ[10] AM40
- VDDQ[11] AN30
- VDDQ[12] AN34
- VDDQ[13] AN38
- VDDQ[14] AR26
- VDDQ[15] AR28
- VDDQ[16] AR30
- VDDQ[17] AR32
- VDDQ[18] AR34
- VDDQ[19] AR40
- VDDQ[20] AR36
- VDDQ[21] AV41
- VDDQ[22] AW26
- VDDQ[23] BA40
- VDDQ[24] BB28
- VDDQ[25] BC33
- VDDQ[26]

QUIET RAILS



1.8V RAIL

- VCCPLL[1] BB3
- VCCPLL[2] BC1
- VCCPLL[3] BC4
- VCCSA[1] L17
- VCCSA[2] N16
- VCCSA[3] N20
- VCCSA[4] N22
- VCCSA[5] P17
- VCCSA[6] P20
- VCCSA[7] R16
- VCCSA[8] R18
- VCCSA[9] R21
- VCCSA[10] U15
- VCCSA[11] V18
- VCCSA[12] V17
- VCCSA[13] V18
- VCCSA[14] V21
- VCCSA[15] W20
- VCCSA[16]

SENSE LINES



SA RAIL

- VCCSA_VID Lines
- VCCSA_VID[0] U10
- VCCSA_VID[1]
















VCCSA_VID
 For 2012 future CPU
 VCCSA voltage select

VCCSA					
VID0	VID1	Vout	SNB	IVB	ULV
0	0	0.9V	V	V	V
0	1	0.8V	V	V	V
		0.85V			
1	0	0.725V	X	V	V
1	1	0.675V	X	V	V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2012/4/6		2013/4/6		PROCESSOR(7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date: Thursday, April 12, 2012				Sheet	10 of 51




No use PH 10K +3VS

GPIO19 has internal Pull up








Boot BIOS Strap

Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
SPI	1	1



Security Classification	Compal Secret Data	
Issued Date	2012/4/6	Deciphered Date
		2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		






Compal Electronics, Inc.	
Title	PCH (1/8) SATA,HDA,SPI, LPC, XDP
Document Number	Q3ZMC M/B LA-8481P Schematic
Size Custom	Rev 1.0
Date	Thursday, April 12, 2012
Sheet	13 of 51



+3VS	
R610	10K_0402_5%
UMA@	
R828	10K_0402_5%
DGPU_PRNSNT#	
XTAL25_IN	
XTAL25_OUT	
R611	1M_0402_5%
25MHZ 10PF 7V25000014	
C744	8.2P_0402_50V8D
C745	8.2P_0402_50V8D

Check List R1.0 p.37
Clock Req# pull high power source

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title	Document Number		Rev		
	O3ZMC M/B LA-8481P Schematic		1.0		
Date:	Thursday, April 12, 2012	Sheet	14	of	51






not support Deep S4,S5 mux with SUS_PWR_DN_ACK

not support AMT APWROK can mux with PWROK (check list1.0 P.40)

not support Deep S4,S5 DPWROK mux with RSMRST# check list1.0 P.42

CRB=>1k ohm
Follow Check List R1.5
+VCCSUS3_3
PCH_PCIE_WAKE# R656 1 2 10K 0402 5%
PCH_GPIO29 R395 1 2 10K 0402 5%
CLKRUN# R653 1 2 8.2K 0402 5%

Can be left NC when IAMT is not support on the platform
not support Deep S4,S5 can NC PCH EDS1.2 P.74
DPWROK R463 100K_0402_5%



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PCH (3/8) DMI, FDI, PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	Q3ZMC M/B LA-8481P Schematic			Rev	1.0
Date	Thursday, April 12, 2012	Sheet	15	of	51

UMA Panel Backlight ON/OFF

<32> ENBKL ← ENBKL R612 2 @ 1 0.0402_5% IGPU BKLT_EN


PD 100K
at EC side

Delete LVDS function

LVDS disable:
DATA/Clock/Control can NC
VCC_TX_LVDS,VCCA_LVDS connected to GND





CRT disable:
DATA/Clock/Control can NC
DAC_IREF still need PD
VCCADAC connected to +3VS

For CRT diable
=>Change 1K 0.5% to 5%




COUGARPOINT_FCBGA989-D
SA00005AGIO 'S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABO1
HM77@

Digital Display Interface



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Thursday, April 12, 2012		
Custom	Q3ZMC M/B LA-8481P Schematic	1.0	Sheet 16 of 51		








Boot BIOS Strap			
	GPIO19	GPIO51	Boot BIOS Destination
GNT1# / GPIO51	0	1	Reserved
Internal PH	1	0	PCI
	0	0	SPI *
	0	0	LPC

Used as GPIO only. External pull-up of 8.2 kOhms to 10 kOhms to +V3.3S required.


Used as GPIO only. 無須PH(Internal PH),如做GPIO PH +V3VS

Only GPIO function




DMI, FDI Termination Voltage	
DF_TV#	Set to Vcc when HIGH
	Set to Vss when LOW

DG1.2 CRB1.0 PH 2.2K series 1K For 2012 support





CLOSE TO THE BRANCHING POINT




Some PCH config not support USB port 6 & 7.

- WLAN USB(Bluetooth)
- Debug Port
- CMOS Camera (LVDS)
- Mini Card (mSATA)



COUGARPOINT_FCBGA988-D
SA00005AG10 S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABOI HM77@




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title PCH (5/9) PCI, USB, NVRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision Q3ZMC M/B LA-8481P Schematic	
Date: Thursday, April 12, 2012				Sheet 17 of 51	

HDA_SYNC PH(PLL =+1.5VS)



GPIO28

On-Die PLL Voltage Regulator

This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable





Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal
 No use PD to GND,HR Check list1.0 P.70



SATA2GP/GPIO36,SATA3GP/GPIO37
 1.Used as for Mechanical Presence detect -
 Use a weak external pull-up (150K-200K Ohms) to Vcc3_3
 or use 10K external pull-up that is enabled only
 after PLTRST# de-assertion.



2.Used as GP Input (Pin HW default) -
 Ensure GPI is not driven high during strap sampling window

3.Unused as GPIO or SATA*GP -
 Use 8.2K-10K pull-down to ground.




GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.
 CRB1.0 PH10K to +3VALW

No use PH 10K +3VS	<24> TB_PLUG_EVENT	T7
No use PH 10K +3VS	PCH_GPIO1	A42
No use PH 10K +3VS	DGPU_HPD_INT#	H36
	<32> EC_SCI#	E38
	<32> EC_SMI#	C10
No use PH +3VALW	<24> TB_FORCE_PWR	C4
No use PH +3VALW	EC LID SW OUT	<32> EC_LID_OUT#
No use PH +3VS	<29> MSATA_DET#	U2
	DGPU_PWROK	D40
No use PH 10K +3VS	PCH_GPIO22	T5
CRB1.0 PH 10K +3VALW	PCH_GPIO24	E8
No use PD 10K to GND	PCH_GPIO27	E16
No use PH 10K +3VALW	PCH_GPIO28	P8
No use PH 10K +3VS	IPCH_GPIO34	K1
No use can NC(+3VS power plane)	RAID0_DET	K4
Can't PH	ODD_DETECT#	V8
Can't PH	WWAN_OFF#	M5
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	N2
No use PH 10K +3VS	PCH_GPIO39	M3
No use PH 10K +3VS	IPCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	TB_SMB_CK_GPIO7	V3
No use PH +3VALW	PCH_GPIO57	D6




	GPIO24	PCH_GPIO24
*	DDR3L(Q3ZMC)	0
	DDR3	1



GPIO36/GPIO37 is Strap functionality that requires internal pull down to be sampled at rising PWROK. When uses as SATA2GP/SATA3GP for mechanical presence detect -use a external pull up 150K-200K ohm to Vcc3_3. When used as GP input -ensure GPI is not driven high during strap sampling window. When Unused as GPIO or SATA*GP -use 8.2K-10K pull-down check list page 47



For eDP only,
 不判断eDP or LVDS




Project ID	GPIO69	GPIO70
* x	0	0
x	0	1
x	1	0
x	1	1



PECI CPU-EC
 CTRL+ALT+DEL
 non CPU power ok
 130c shut sown

INIT3_3V Check list1.0 P.59
 This signal has weak internal PU, can't pull low,leave NC


TS_VSS1-4
 PD to GND




COUGARPOINT_FCBGA989-D
 SA0005SAGIO S IC BD82HM77 SLJ8C1 BGA 989P PCH A601
 HM77@

Remove NCTF test point
 2011/9/23

	GPIO39	GPIO23	GPIO22
Elpida DDP 1GB*8 (Ch A,B)	0	0	0
Elpida DDP 1GB*4 (Ch A)	0	0	1
Elpida Mono 512MB*8 (Ch A,B)	0	1	0
Hynix Mono 512MB*8 (Ch A,B)	0	1	1



Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc. PCH (6/9) GPIO, CPU, MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q3ZMC M/B LA-8481P Schematic Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	18	of 51



On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM12, VCCAPLLSATA

On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM12, VCCAPLLSATA

VCCVRM ==> 1.5V FOR MOBILE
 VCCVRM ==> 1.8V FOR DESKTOP
 VCCVRM = 160mA detal waiting for newest spec
 HDA_SYNC PH(PLL = +1.5VS)

Thermal Sensor share with VCCADAC power rail so can't remove this power

I/O Buffer Voltage

Internal PLL and VRM(+1.5VS)

DMI buffer logic


Core Well I/O Buffer

VccDFTERM should PH +1.8VS or +3VS





For SPI control logi

PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)

COUGARPOINT_FCBGA899-D
 SA00005AG10 S1C BD82HM77 LLJ8C C1 BGA 989P PCH ABO1
 HM77@








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date:	Thursday, April 12, 2012	Sheet	20	of 51	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q3ZMC M/B LA-8481P Schematic	1.0
Date: Thursday, April 12, 2012				Sheet	21 of 51


Panel POWER CIRCUIT




eDP panel + Card Reader Conn.



To LED/B Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Q3ZMC M/B LA-8481P Schematic
				Date	Thursday, April 12, 2012
				Sheet	22 of 51
				Rev	1.0





W=40mils

<16>	PCH_DPB_N0	C280	2	1	.1U_0402_16V7K	HDMI_TX2-
<16>	PCH_DPB_P0	C281	2	1	.1U_0402_16V7K	HDMI_TX2+
<16>	PCH_DPB_N1	C283	2	1	.1U_0402_16V7K	HDMI_TX1-
<16>	PCH_DPB_P1	C282	2	1	.1U_0402_16V7K	HDMI_TX1+
<16>	PCH_DPB_N2	C287	2	1	.1U_0402_16V7K	HDMI_TX0-
<16>	PCH_DPB_P2	C286	2	1	.1U_0402_16V7K	HDMI_TX0+
<16>	PCH_DPB_N3	C285	2	1	.1U_0402_16V7K	HDMI_CLK-
<16>	PCH_DPB_P3	C284	2	1	.1U_0402_16V7K	HDMI_CLK+




Pull high at connector side




Place closed to JHDMI1



HDMI connector



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q3ZMC M/B LA-8481P Schematic
				Rev 1.0
Date: Thursday, April 12, 2012				Sheet 23 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	
				Document Number	
				Q3ZMC M/B LA-8481P Schematic	
				Date:	Thursday, April 12, 2012
				Sheet	26 of 51
				Rev	1.0




+3VS_POC to +3VS_LC

VCC3V3_LC max current 350mA

+3VALW to +3VS_POC

60mil

Discharge circuit



- _VCC1V05_LC, max current 750mA
- _VCC1V05_CIO, max current 1.5A
- _VCC3V3POC, max current 5mA
- _VCC3V3_LC, max current 350mA
- _VCC_DP@3V, max current 500mA
- _VCC_DP@12V, max current 0.8A

in the case of 12V min power should be 10W





VCC1V05_LC, max current 750mA
VCC1V05_CIO, max current 1.5A

+1.05VS_LC to +1.05VS_CIO

80mil





80mil

Rds=2.6mΩ (Typ)
3.2mΩ (Max)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer
Q3ZMC M/B LA-8481P Schematic				Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	27	of 51

For Wireless LAN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Q3ZMC M/B LA-8481P Schematic
				Date:	Thursday, April 12, 2012
				Sheet	28 of 51
				Rev	1.0

For mSATA




Function	RAID0_DET
Port0,1	H
Port0	L





Dr-Res.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Q3ZMC M/B LA-8481P Schematic
				Date:	Thursday, April 12, 2012
				Sheet	29 of 51
				Rev	1.0


MOTOR/RTC












TPM



TPM -Address:
Pin9 BADD
1: 7Eh-7Fh (Default)
0: EEh-EFh





Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HSI&C DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	TPM
		Customer	Q3ZMC M/B LA-8481P Schematic
Date:	Thursday, April 12, 2012	Sheet	30 of 51





Security Classification	Compal Secret Data			Title	USB3.0	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	Q3ZMC M/B LA-8481P Schematic	1.0
Date:	Thursday, April 12, 2012	Sheet	31	of	51	



KB Conn.




TP Conn.






Audio/B 20pin



Battery Reset




ON/OFF BTN Motor BTN




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	BIOS, I/O Port & K/B Connector
		Document Number	Q3ZMC M/B LA-8481P Schematic
		Date	Thursday, April 12, 2012
		Sheet	33 of 51


FAN Conn



Stand-Off



Thermal module











定位孔






Dr-Bios.com


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number Customer Q3ZMC M/B LA-8481P Schematic Date: Thursday, April 12, 2012
				Rev 1.0 Sheet 34 of 51



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Customer				Q3ZMC M/B LA-8481P Schematic
Date: Thursday, April 12, 2012				Sheet 35 of 51





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	DCIN/PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			1.0
Custom	Chief River VC	Date:	Thursday, April 12, 2012	Sheet	36 of 51




	G718	ENE9012
65W	3.92K	2.21K
90W	8.87K	6.98K
VCIN1	1.456V	1.2V
	1.148V	0.925V

For 65W adapter==>action 70W , Recovery 54W
 For 90W adapter==>action 97W , Recovery 75W
 For 40W thunder bolt adapter==>action 50W , Recovery 38W
 VCIN1=0.9V recover = 0.683V




PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C for reference



Dr-Bios.com

for reverse input protection



Vin Detector			
	Min.	Typ	Max.
L-->H	17.852V	18.063V	18.275V
H-->L	17.476V	17.687V	17.898V

ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	4.006A	4.108A

battery 4.35/cell *4 =17.4, battery voltage --> back to back --> Vin


<15,32,35,39> ACIN

<32,35,40,41> SUSP#

Security Classification	Compal Secret Data
Issued Date	2012/4/6
Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	

Compal Electronics, Inc.		
Title PWR DCIN / Pre-charge		
Size Custom	Document Number Q3ZMC M/B LA-8481P Schematic	Rev 1.0
Date: Thursday, April 12, 2012	Sheet 38	of 51

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




+3.3VALWP Ipeak=7A ; Imax=4.9A
 $\Delta I = 2.2036A \Rightarrow 1/2 \Delta I = 1.1017A$ (F=375K Hz)
 $R_{ds(on)} = 16.5 \text{ ohm (max)} ; R_{ds(on)} = 13.5 \text{ ohm (typical)}$
 $I_{limit_min} = (147K * 10uA) / (10 * 16.5m * 1.2) = 7.42A$
 $I_{limit_max} = (147K * 10uA) / (10 * 13.5m * 1.2) = 9.07A$
 $I_{ocp} = I_{limit} + 1/2 \Delta I = 8.52A \sim 10.174A$

RT8205
 TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=375KHZ (+3VALWP)

 TPS51125A
 TONSEL=VREF (1) SMPS1=245KHZ (+5VALWP)
 (2) SMPS2=305KHZ (+3VALWP)
 3.3VALWP $\Delta I = 2.709A$ (Freq=305KHz)
 $I_{ocp} = 8.7746A \sim 10.42$
 5VALWP $\Delta I = 3.199A$ (Freq=245KHz)
 $I_{ocp} = 9.0195A \sim 10.673A$


+5VALWP Ipeak=7A ; Imax=4.9A
 $\Delta I = 2.6129A \Rightarrow 1/2 \Delta I = 1.3064A$ (F=300K Hz)
 $R_{ds(on)} = 16.5 \text{ ohm (max)} ; R_{ds(on)} = 13.5 \text{ ohm (typical)}$
 $I_{limit_min} = (147K * 10uA) / (10 * 16.5m * 1.2) = 7.42A$
 $I_{limit_max} = (147K * 10uA) / (10 * 13.5m * 1.2) = 9.07A$
 $I_{ocp} = I_{limit} + 1/2 \Delta I = 8.7264A \sim 10.38A$

Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Size	Document Number
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date:	Thursday, April 12, 2012	Sheet	39	of	51



Compal Electronics, Inc.
3VALW/5VALW
 Chief River VC


Ipeak = 9.8A, I_{max} = 6.86A
 Delta I = 2.88A, F = 290KHz, R_{ton} = 887K ohm
 R_{trip} = 19.6K ohm
 OCP = 13.45~16.56A





STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

SY8033B enable pin without internal pull down, and RT8061or other 2nd source has 500K pull down resistor!So please review your application if R1>249K will cause enable pin logic high level is not enough



Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	1.5VP/0.75VSP/1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Chief River VC		Rev 1.0	
Date:	Thursday, April 12, 2012	Sheet	40	of 51	




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VS_VTTP/+1.0VSP Size Document Number Custom Chief River VC Date: Thursday, April 12, 2012 1 Sheet 41 of 51 Rev 1.0

Dr-Bios.com


+VCC_SAP
 TDC 4.2A
 Peak Current 6A
 OCP current 7.2A

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network



The 1k PD on the VCCSA VIDs are empty.
 These should be stuffed to ensure that
 VCCSA VID is 00 prior to VCCIO stability.




Dr-Bios.com

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	VCC_SAP/+1.5VSDGPUP/+1.05VS_DGPU
Size	C	Document Number	Chief River VC
Date	Thursday, April 12, 2012	Rev	1.0
Sheet	42	of	51

local sense reverse HW

VCC_AXG_SENSE
VSS_AXG_SENSE



DCR: 1.19mΩ±5%


MDU1511RH_POWERDFN56-8-5
Rds(on) typ : 2.4m ohm
max: 3.3m ohm

For ULV 1.7W 1+1
CPU_CORE LL= -2.9mΩ,
GFX_CORE LL= -3.9mΩ,

Rds(on) typ : 2.4m ohm
max: 3.3m ohm


Close Phase 1 choke

local sense reverse HW



Security Classification	Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE Chief River VC Rev 1.0
Date:	Thursday, April 12, 2012	Sheet	43 of 51	


PWR Rule
CPU LL=2.9m ohm dedign 330uF/9m *4, 22uF *12, 2.2uF*16
GFX LL=3.9m ohm design 330uF/9m *2, 22uF*6, 10uF*6, 1uF*11
1.05V 330uF*2 10uF*10, 1u*26




Vaxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed


INTEL Recommend
3*330uF(1 in other page),12*22uF, 5 no stuff
from PDDG 1.0




For BOT side



For TOP side




Security Classification		Compal Secret Data		Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Revision
				Customer	1.0
				Chief River VC	
Date:	Thursday, April 12, 2012	Sheet	44	of 51	




3V3/2V JACKET

$L/RDC=C*R$
 $2.2\mu L/40\text{mohm}=0.00022\mu F*250\text{Kohm}$

Rdc=40ohm(max)




VID0	VID1	+MT_VCC
0	0	2
1	0	3.3
0	1	reserve
1	1	5



Dr-Bios.com

Security Classification	Compal Secret Data	Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRP CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc. Power sequence		Document Number	Rev
		Q3ZMC M/B LA-8481P Schematic	1.0
Date: Thursday, April 12, 2012		Sheet 47 of 51	


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Add ADP_ID circuit	Acer will add pull down resistor in adapter to detect ADP_ID.	0.1	36	Add PU1 SA003310280 (S IC LMV331IDCKR4 SC70 5P COMPARATORS) Add PQ27 SB000009Q80(S TR 2N7002KW 1N SOT323-3) Add PR13 PR16 SD034100280(S RES 1/16W 10K +-1% 0402) Add PR14 SD034100380(S RES 1/16W 100K +-1% 0402)	2011/12/05	EVT2
2	Add Jack_TEMP and PH1 circuit	Acer request add a thermistor on jack of DC in cable to protect jack.	0.1	37	Add PU3 SA00003K300 (S IC G718TMIU SOT23 8P OTP) Add PR30 SD000009R00(S RES 1/16W 46.4K +-1% 0402) Add PR35 SD034953180(S RES 1/16W 9.53K +-1% 0402) Add PR37 SD034232280(S RES 1/16W 23.2K +-1% 0402) Del PR127 SD028000080(S RES 1/16W 0 +-5% 0402)	2011/12/05	EVT2
3	Adjust 1.35V ocp setting and add boost resistor	Adjust 1.35V ocp setting Add boost resistor	0.1	40	Change PR88 to SD000003580(S RES 1/16W 19.6K +-1% 0402) Change PR86 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2011/12/05	EVT2
4	Add 1.05V boost resistor and adjust output voltage Change choke to 1uH	Add 1.05V boost resistor and adjust output voltage Change choke to 1uH for efficiency of heavy load	0.1	41	Change PR11 to SD013220B80(S RES 1/10W 2.2 +-5% 0603) Change PR16 to SD034487100(S RES 1/16W 4.87K +-1% 0402 (LF)) Change PL14 to SH00000KS00(S COIL 1UH +-20% VMP10703AR-1R0M-201 11A)	2011/12/05	EVT2
5	Adjust GFX frequency	Adjust GFX frequency to 400kHz for reduce ripple	0.1	43	Change PR143 to SD034365280(S RES 1/16W 36.5K +-1% 0402)	2011/12/05	EVT2
6	Adjust CPU output cap	Adjust CPU output cap for transient	0.1	44	Change PC273 to SGA00006J00(S POLY C 560U 2V M D2 LESR4.5M SX H1.9) unpop PC272 SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2011/12/05	EVT2
7	Adjust 0.675V enable timing	Adjust 0.675V enable timing	0.1	40	Change PC325 to SE076104K80(S CER CAP .1U 16V K X7R 0402)	2011/12/05	EVT2
8	Adjust 1.05VS_LCP sequence	Change 1.05VS_LCP from APL5930 to SY8032 for thoundbolt sequence.	0.2	42	Change PU11 to SA000055100(S IC SY8032ABC SOT23 6P PWM) Change PR107 to SD034100480(S RES 1/16W 1M +-1% 0402) Add PL8 to SH00000M000(S COIL 1UH +-20% PH041H-1R0MS 3.8A) Add PR110 to SD002470B80(S RES 1/8W 4.7 +-5% 0805) Change PC111 to SE074681K80(S CER CAP 680P 50V K X7R 0402) Change PC92 to SE000008180(S CER CAP 22U 6.3V M XES 0805 H1.25) Add PR123 to SD028100380(S RES 1/16W 100K +-5% 0402) Change PR108 to SD034100280(S RES 1/16W 10K +-1% 0402) Change PR109 to SD034750180(S RES 1/16W 7.5K +-1% 0402) Change PC94 to SE071680J80(S CER CAP 68P 50V J NPO 0402)	2012/01/05	DVT
9							
10	add boost resistor	add Charger boost resistor	0.2	38	Change PR48 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
11	add boost resistor	add 3V5V boost resistor	0.2	39	Change PR73 and PR74 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
12	add boost resistor	add CPU and GFX boost resistor	0.2	43	Change PR194 and PR206 to SD013220B80(S RES 1/10W 2.2 +-5% 0603)	2012/01/05	DVT
13	Change main source	Change main source for reduce component kind	0.2	39	Change PL7 to SH00000MB00(S COIL 4.7UH +-20% FDSD0630-H-4R7M=P3 5.5A (7*7*3))	2012/01/05	DVT
14	Adjust Jack_TEMP resistor	Adjust Jack_TEMP resistor, because PCCP change thermistor to 0603 size(TSM1A104F4361RZ)	0.2	37	change PR30 to SD034442280(S RES 1/16W 44.2K +-1% 0402) change PR37 to SD034215280(S RES 1/16W 21.5K +-1% 0402)	2012/01/05	DVT
15	Add ADP_ID circuit	Add ADP_ID circuit(65W)	0.2	36	Add PR23 to SD028000080(S RES 1/16W 0 +-5% 0402) change PR16 to SD034270280(S RES 1/16W 27K +-1% 0402) Add PC142 to SE074102K80(S CER CAP 1000P 50V K X7R 0402)	2012/01/05	DVT
16	Change main source	Change main source for 不完全替代 with HW	0.2		change P07,P026,P015,P027,P048 from SB000009Q80 to SB000009610(S TR SSM3K7002FU 1N SC70-3)	2012/01/31	DVT
17							



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Q3ZMC M/B LA-8481P Schematic
				Date:	Thursday, April 12, 2012
				Sheet	48 of 51


Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
18	Del ADP_ID circuit	Acer will change adapter type to 音叉式 from PoGo, so del ADP_ID circuit.	0.3	36	Del PU1 SA003310280 (S IC LMV331IDCKRG4 SC70 5P COMPARATORS) Del PQ27 SB000009Q80(S TR 2N7002KW 1N SOT323-3) Del PR13 SD034100280(S RES 1/16W 10K +-1% 0402) Del PR14 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR23 to SD0280000080(S RES 1/16W 0 +-5% 0402) Del PR16 to SD034270280(S RES 1/16W 27K +-1% 0402) Del PC142 to SE074102K80(S CER CAP 1000P 50V K X7R 0402)	2012/03/13	PVT
19					Del PU3 SA00003K300 (S IC G718TM1U SOT23 8P OTP) Del PR30 to SD034442280(S RES 1/16W .44.2K +-1% .0402) Del PR35 SD034953180(S RES 1/16W 9.53K +-1% 0402) Del PR37 to SD034215280(S RES 1/16W 21.5K +-1% 0402) Add PC17 SE076104K80(S CER CAP .1U 16V K X7R 0402) Change PR29 to SD00000AJ80(S RES 1/16W 12.4K +-1% 0402)		
20	Del jack_temp circuit	Acer will change adapter type to 音叉式 from PoGo, so del jack_temp protect circuit.	0.3	37	Del PR28 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR34 SD028100180(S RES 1/16W 1K +-5% 0402) Del PC15 SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2012/03/13	PVT
21	SPOK change to EC_SPOK	For reduce power consumption of DS3, so close +VSB power in DS3, DS4, DS5.	0.3	37	Del PR28 SD034100380(S RES 1/16W 100K +-1% 0402) Del PR34 SD028100180(S RES 1/16W 1K +-5% 0402) Del PC15 SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2012/03/13	PVT
22	change VCCSA IC version	SY8037C IC version change to SY8037D for accord with intel VCCSA spec.	0.3	42	Change PU10 to SA000050000(S IC SY8037DDCC DFN 12P PWM)	2012/03/13	PVT
23	Add snubber	Add snubber of GFX by hw request.	0.3	43	Add PR200 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC190 SE074681K80(S CER CAP 680P 50V K X7R 0402)	2012/03/13	PVT
24	Add MOTOR POWER	HW change motor power solution to PWM.	0.3	45	Add PU17 SA00005NY00(S IC MP2334DD-LF-Z QFN 12P PWM) Add PL28 SH00000N000(S COIL 2.2UH +-20% 1231AS-H-2R2M=P3 1.9A) Add PC366 SE000000U00(S CER CAP 1U 16V K X5R 0402) Add PC367 SE074471K80(S CER CAP 470P 50V K X7R 0402) Add PC368 SE075103K80(S CER CAP .01U 25V K X7R 0402) Add PC369, PC371 SE00000MA00(S CER CAP 4.7U 10V K X5R 0603) Add PC372 SE000000Q00(S CER CAP 10U 25V K X5R 0805 H1.25) Add PC373 SE068102J80(S CER CAP 1000P 25V J NPO 0402) Add PC375, PC376 SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PR296 SD034300380(S RES 1/16W 300K +-1% 0402) Add PR297 SD034120280(S RES 1/16W 12K +-1% 0402) Add PR298 SD028100A00(S RES 1/16W 10 +-5% 0402) Add PR300 SD034432380(S RES 1/16W 432K +-1% 0402) Add PR301 SD000000680(S RES 1/16W 8.45K +-1% 0402) Add PR302, PR307, PR308 SD028100380(S RES 1/16W 100K +-5% 0402) Add PR303 SD000002300(S RES 1/16W 7.68K +-1% 0402) Add PR304 SD034576180(S RES 1/16W 5.76K +-1% 0402) Add PR299, PR305, PR306 SD028100280(S RES 1/16W 10K +-5% 0402) Add PQ49 SB00000DH00(S TR DMN66D0LDW-7 2N SOT363-6)	2012/03/13	PVT
25							
26							
27							
28	Adjust HW throttling point	Because thunder bolt adapter is 40W, OCP 130% adjust HW throttling to 125% 50W recover point 38W	0.3	37	Change PR33 to SD034165180(S RES 1/16W 1.65K +-1% 0402)	2012/03/13	PVT
29							
30							
31							
32							
33							
34							




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Q3ZMC M/B LA-8481P Schematic
				Date:	Thursday, April 12, 2012
				Sheet	49 of 51

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
0919	(In Layout)	1.Update R,C 0201,0402,0603,0805,1206 PCB footprint to small size 2.Swap DDR Data BUS			0928 1.Change RTC cap from 1U 0603 to 1U 0402:C502,C516 2.Remove FAN some parts:R753,C788,D51,D52 3.Change USB connector foot print to TAIWI_USB005-107CRL-TW_10P-T 4.Change C196,C387,C735,C102 to 0.1uF_0201_10V6K:SE00000SV00 5.Remove L2	1013 1.Add Step Motor circuit 2.On Board iSSD:i100 change to mSATA SSD 3.WLAN change to on board:MD225 4.Change Card Reader PCIE from Port4 to Port1 CLK from Port5 to Port4 5.Change mSATA SATA port from Port1 to Port0 6.Add USB port 12 for mSATA 7.Remove D11,D12 and C357,C358 (HDMI RF request) 8.C396,C324 change to 0201 9.Remove C472 for +5VALW source cap	
0920		1.Change U74,U21,U22 mos to 3*3 thermal pad package:SB00000GW00			0929 1.Remove C510,C511 2.Remove Camera Choke:L7,R13,R14 3.Q1,Q2 change to DMN66D0LDW-7_SOT363-6:SB00000DH00 4.R273,R394 change from 0_0603 to 0_0402 5.Remove Step Motor SW1 6.Change LED/B connector from 8 pin to 4 pin 7.Change Jumper from 43*118 to 43*79 =>J2,J8,J10,J11	1014 1.Remove DPST_PWM buffer:U13,R783,R85 2.Change +3VS_FULLL cap:C475,C466 from 0.1uF_0402 to 0201 3.Change SATA cap:C621,C622,C623,C624 from 0.01uF_0402 to 0201	
0921		1.TB chip:U66 footprint add "-NH" for Non HDI 2.1.8p_0402:C402,C404 change to 75ohm_0402:R263,R264			0930 1.Remove +VCCSA cap:C1182,C1183 2.Remove +USB3_VCCA cap:C390 3.Change C427,C428 to 0.1U_0201_10V6K 4.Add ESD diode:D6 for TP SMBUS 5.Change L65 to 220ohm 3A 0805 6.Swap DDR ChB Data,DQS# 6, 7 7.Change U12 mos to 3*3 thermal pad package:SB00000GW00 8.Remove X2,C1361,C1362 9.C378+C375 change to 10uF*1 10.C460+C459 change to 10uF*1 11.Remove C986,C987,C989,C990 =>Add 1uF 0201*10	1017 1.Add power source of +VCCAFDI_VRM at P.20 2.Update DS3,AOAC control signal connected to EC	
0922		1.Change C1457,C1505 form 1.8P 0402 to 0201:SE00000HB80 2.Del DDR CHA,B no use CLK1,CLK1# circuit 3.Change C606,C607 from D2 330uF to B2 330uF 2.5V ESR 15mohm:SGA00004400 4.Swap total KB connector:JKB1 pin define			1018~1021	1024 1.Remove R130 2.Define DRAM ID 3.Update TB schematic 4.Swap USB2.0 ESD pin 5.Add on/off BTN for debug	
0923		1.Add DS3 function:SUSWARN#,SUSACK#,EC DRAMRST_GATE 2.Add Motor function:Motor_IN1,Motor_IN2,Motor_IN3,Motor_IN4, Door_Det_L,Button: KSI0 & KSO10 3.Remove PCH NCTF test point 4.HDMI Fuse:F1 change to P5W55 use footprint:F_1812 5.Remove HDMI common mode choke:L36,L38,L39,L40 6.Change 0.1uF_0402_16V7K to 0.1uF_0201_10V6K:SE00000SV00 =>C521,C520,C526,C449,C523,C537,C541,C494,C495,C490,C497,C771,C522,C471,C473 7.Change 0.01uF_0402_16V7K to 0.01uF_0201_10V7K:SE172103K80 =>C425,C462 8.Change C751,C752 to B2 220uF 2.5V ESR 15mohm:SGA00004500			1003 1.Change EC side GPIO:PWR_LED to PWR_LED#,Remove Q32,R512 2.For separate coaxial and wire,update eDP MB connector pin define 3.Remove JLED1 connector 4.Change C427:0.1U_0402_16V4Z to 0.1U_0201_10V6K:SE00000VS00	1027 1.Swap JTP1 pin for new module 2.Gerber schematic	
0924		1.Make MB to Audio/B connector pin define 2.Change RP 8.2K:R256,R262,R276,R386 to 8.2K_0402 3.Change RP 10K:R386 to 10K_0402 4.Update TB schematic p.24,25,27 5.Change Q64,Q68 from AO3419L:SB000006R10 to AP2301GN-HF:SB000007H10 6.Integration of all 2N7002 SOT23 parts to SSM3K7002F_SC59-3:SB000009080 =>Q74,Q20,Q1,Q2,Q32,Q16,Q17,Q14,Q37,Q7,Q21,Q23,Q24,Q5,Q34,Q29,Q60,Q66,Q67,Q72 Not yet=>Q6,Q78,Q79			1005 1.Swap DDR ChB Data,DQS# 6,7 2.Change PCH PCIE 0.1U_0402_16V7K to 0.1U_0201_10V6K:SE00000SV00 =>C572,C573,C617,C618,C681,C682,C683,C684,C685,C686,C687,C688 2.Change eDP cap from 0.1U_0402_16V7K to 0.1U_0201_10V6K:SE00000SV00 =>C910,C911,C912,C913,C914,C915 3.Add R80:0ohm of H_CPU_PWRGD for ESD request 4.Remove On Board WLAN:MD225 5.Add Motor parts (Not Ready) 6.Add iSSD i100 parts (Not Ready)	1028 For Load BOM 1.Update Block Diagram 2.Update CPU,PCH part number 3.Update BOM config	
0925		1.Delete LVDS function,Combine eDP,Card Reader function to JLVDS1 Remove:R259,R260,R285,R286,R156,R157, TXCLK+-,TX0+1,TX1+-,TX2+-,DDC CLK,DATA Remove:C462,C425,C412,L20,only place PU:R271,R272,PD:R270,R280 2.Change all SSM3K7002F_SC59-3:SB000009080 to SSM3K002FU_SC70-3:SB000009610 =>Q74,Q20,Q1,Q2,Q32,Q16,Q17,Q14,Q37,Q7,Q21,Q23,Q24,Q5,Q34,Q29,Q60,Q66,Q67,Q72 Not yet=>Q6,Q78,Q79 3.Change 10U_0805_6.3V6M:SE093106M80 to 10U_0603_6.3V6M:SE000005T80 =>C754,C543,C418,C465 4.Remove 0_0603_5%:R416,R421,R426,R327			1006 1.Change R754,R751 0ohm from 0603 to 0402 2.Change C484 0.1U from 0603 to 0402 3.For DS3,Change power source from +3VALW_PCH to +VCCSUS_3 4.Change R629 from 0_0805 to 0_0402 5.Change SATA cap from 0.1U_0402_16V7K to 0.01U_0201_10V7K =>C621~C628	1101 1.For整合料 2.Combine PWR schematic 3.A test SMT schematic	
0926		1.Change HDMI level shift Q16,Q17 to DMN66D0LDW-7_SOT363-6:SB00000DH00 2.Modify TB schematic 0402 cap to 0201			1010 1.Add BATT_RST#,VR_LEFT,VR_RIGHT pin 2.Add iSSD i100 128GB*2 schematic 3.Add USB_HPD# pin		
0927		1.Remove J7 2.Change C599 330U D2 2V ESR 9mohm to 330U B2 2.5V ESR 15mohm:SGA00004400 3.Change EC +3VALW_EC 0.1U_0402_16V4Z to 0.1U_0201_10V6K:SE00000SV00 =>C1198,C1199,C1200,C1201,C1204 1000P_0402_50V7K to 1000P_0201_16V7K:SE000007U80 =>C1202,C1203 4.Remove R329 5.Change C751,C752 to 22U_0805_6.3V6M:SE000000I10 6.Remove J4(one of +1.05VS_VTT to +1.05VS_PCH jumper)			1011 1.Add Battery Reset function 2.Swap USB2.0,3.0 choke for connector side 順線		



Security Classification	Compal Secret Data	Title	
Issued Date	2012/4/6	Deciphered Date	2013/4/6
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		Q3ZMC/MB LA-8481P Schematic	1.0
		Date: Thursday, April 12, 2012	Sheet 50 of 51

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1201		(EVT2 Gerber)			0303 (PVT)	0402 Modify for 1.0 layout	
1.		Modify EVT1 SMT memo into Schematic			Modify DVT SMT memo for BOM	1.Add soft start R756,C819 of Q68:+VCCSUS3_3 and R757,C820 of Q64:+V5REF_SUS	
2.		Add IU_0201_4V_6M *4 (C1511,C1512,C1513,C1514) for ChA			1.C744,C745 change from 10P 25V J NPO 0402:SE00000F180	2.Add TB GPIO7 (R1129) to PCH GPIO49,GPIO6 (R1128) to PCH GPIO20	
3.		Add IU_0201_4V_6M *4 (C1515,C1516,C1517,C1518) for ChB			to 10P 50V J NPO 0402:SE071100J80	3.Add TB wake# colay:R1098 to U53.64 (EC GPIO49),PH R976 to +3VALW_EC	
4.		Delete ChA,ChB SPD ROM(U70,U72) circuit			2.For INTEL TB review,pop R1036,R1037,R1048,unpop R1046,R1047,R1066	4.Add TB +3VS_POC jumper colay +3VS (J4) and +3VALW (J2)	
5.		JLVDS.15 change from VR_LEFT to GND			3.TB,C1424,C1425 change from SE000000K80:IU_0402_6.3V6K	5.Delete colay J13(+3VALW to +VCCSUS3_3),R751(+5VALW to +V5REF_SUS)	
6.		TB,pull high PCH_DPD_CLK,PCH_DPD_DAT to +3VS (R252,R254)			to SE076104K80:1U_0402_16V7K	6.Add C1519:10U_0603 for +0.675VS	
7.		TB,add Buffer:U3 EN pin pull down resistor:R1075			4.For USB enable pin change from SYSON#:R952 to USB_EN#:R951	7.Change C1468,C1471,C1476,C1477,C1478,C1491,C1492,C1499 from	
8.		TB,Change R1067 pull down form PA_LSRX_LSOE1_R to PA_LSRX_LSOE1_U			Modify PVT layout	0.1U_0201_10V6K to 1U_0402_6.3V6K	
9.		WLAN,Modify PCIE_TX,RX,change P/N of RX signal			0.Remove on/off# BTN SW1 footprint	8.Add R277,R1109 for MOS Vgs(th) reserve.	
10.		WL_OFF# connected to EC_Pin17			1.Change BT port from Port13 to Port8	9.Change Motor BTN SW:R974 from 0ohm_short to normal 0ohm	
11.		BT_ON# connected to EC_Pin17			2.Remove TCM parts:U8,R964,R965,C12,C1225	10.Add C790,C791 of VGATE for ESD team	
12.		msATA,+3VS_FULL:Change C455 to 4.7U_0603_6.3V_6K,+1.5VS>Delete C433			3.Remove EC 930 SPI ROM:U38,R964,R690,R698,R705,R692,C722,R695,C727	11.Reduce Jumper size from 43*118 to 43*79:PJ17,PJ7,J3	
13.		Update Motor circuit,P.30			4.Remove SUS_PWR_DN_ACK for S3:EC U53.19,R409,R411	Change Jumper size from 43*118 (PJ1) to 43*79 (PJ1)+43*39 (PJ8)	
14.		Add TPM/TCM co-layout circuit,P.30			5.Update JLVDS1 pin define for +3VALW short issue	Change Jumper size from 43*118 (PJ2) to 43*79 (PJ2)+43*39 (PJ10)	
15.		USB_PWR_SW_IC enable pin co-lay SYSON# and USB_EN#_R (EC_Pin81)			6.Add JLED1 connector		
16.		EC,P.32			7.Remove JMT1,JMT2,JRTC1 and Change to JMRL 8pin conn.		
17.		(1)power source co-lay +3VALW/+3VLP			8.Add EC U53.19:IRST_RST# (R461) to U26.1 for IOAC+IRST issue	0411 Modify for PreMP SMT	
18.		(2)DC mode S4/S5 turn on +3VALW,+5VALW for Motor, MOTOR_BTN (EC_Pin17)			9.Change 0ohm to 0ohm_short:R80,R314,R320,R372,R382,R394,R412,R421,	update PVT SMT memo	
19.		(3)PPS_L connected to MOTOR_PPS_L (EC_Pin85)			R577,R578,R579,R581,R582,R612,R629,R661,R785,R940,R947,R953,R956,	1.Add C787:100P_0201_25V8J for PM_DRAM_PWRGD	
20.		(4)PPS_R connected to MOTOR_PPS_R (EC_Pin91)			R959,R967,R973,R974	2.Add C785:100P_0201_25V8J and C786:100P_0402_50V8J for DIMM_DRAMRST#	
21.		(5)Turn on/off Motor +5VALW connected to MOTOR_PWR_ON (EC_Pin21)			10.For WLAN漏電issue,Change PCH_PCIE_WAKE#_R (EC_PME#) pull high	3.Add C788:100P_0402_50V8J for SM_DRAMRST#	
22.		(6)Audio/B add Motor LED connected to MOTOR_LED# (EC_Pin36)			from +3VALW to +3VS_WLAN.Add R962,Remove R943	4.Add C789:100P_0402_50V8J for SYS_PWR0K	
23.		(7)BI_DET changed to EC_Pin25			11.Change Motor Power source from PMOS to NMOS	5.For TB GPIO6,GPIO7,change PH to PL,unpop R1036,R1037,pop R1046,R1047	
24.		(8)Adapter ID pin connected to ADP_ID (EC_Pin64)			Remove:R452,R453,Q69,C818,R754,J14	6.Delete Q65 for TB GPIO6,GPIO7	
25.		16.Update JAUDIO connector type and pin define,P.33			Add:U23,Q90,R459,C472,C503,C504,C481,R460	7.Add TB_FORCE_PWR_R to PCH,pop R1097,unpop PH:R657 at PCH side	
26.		17.Add Motor BTN circuit,P.33			12.Remove net :ADP_ID	8.For TB_PLUG_EVENT,unpop PCH side PH:R406	
27.		1207			13.For TB ref. design,Add dual PMOS Q91,Q92,NMOS Q32,R1124	update for PreMP	
28.		1.PCH_ACIN pull high R341 Change from 200K to 10K			0306	1.Add C790:100P_0402_50V8J,C791:100P_0201_25V8J for VGATE	
29.					14.Add DPWROK PL:R463 for INTEL suggestion	2.Change Board ID to "4" for 1.0=>R960:56K	
30.					15.Remove JP1 EC debug port	3.Change PCH from SA00005AG00:HM77 QPRG to MP version SA00005AG10:HM77 SLJ8C	
31.					16.Remove MDP_BPD ESD:D45	4.TB chip change to MP version:NA	
32.					17.Add H1:H_4P0M for eDP connector	5.Change LA8481P from DA6:DA00003N00 to DAZ:DAZONS00100	
33.					18.Add EC_SPOK (U53.120) to control +V5BP	6.Change Y1:25MHz cap:C744,C745 from 10P to 8.2P_0402_50V8D	
34.					19.add BT_LED U53.119 control pin,R492	7.For VR,change R454,R455 from 100K_5% to 100K_1%	
35.					20.add TB_FORCE_PWR:R1097 to PCH_GPIO12	8.Add C1261,C1291,2.2U_0603_6.3V6K for DDR Memory test issue	
36.					21.add WLAN discharge circuit:Q62B,R473=>Remove	9.Change C1504,C1501,C1517,C1503,C1511,C1460,C1462,C1514	
37.					22.For ACER TB request,add PH R1125 to +3VS_POC	from 0.1uF 0201 to 1uF 0201	
38.					0308	10.Change TB R1083,R1078,R1089,R1080,R1081,R1082,R1088,R1086	
39.					23.Remove ME_RST# 0ohm:R561	from 12.1ohm to 0ohm,R1086 change to @	
40.					24.Add C785,C786,C787,C788,C789 for ESD request		
41.					25.Add Q69 group(Q69,Q62B,R452,R453,R754,C818,R474,C540) for +3V_MCU	0412 Modify for 1A layout	
42.					26.Change +3VS_FULL:J8 from 43*79 to 43*39	11.For Motor_BTN,add PH:R909 to +3VLP	
43.					0309	12.Remove EC_TB_WAKE#:R1098	
44.					27.Change Q62 dual 2N7002 to normal 2N7002	13.For LEGO,Change control pin from PCH to EC	
45.					28.Add IRST_RST# PH:R965 to +3VALW_EC	(1)LED:PCH_GPIO34 change to EC_GPIO122(TB_LED)	
46.					29.Motor +3V_MCU design:	(2)Eject:PCH_GPIO48 change to EC_GPIO64,pop R976(TB_EJECT_BTN)	
47.					Delete PMOS:Q69 group(Q69,Q62B,R452,R453,R754,C818,R474,C540)	(3)pop Q30,Q31,R1125,unpop R1056,R1057	
48.					Add NMOS:Q87 group(Q87,Q93,R21,R789,C811)		
49.					0312 Modify for PVT SMT		
50.					1.For EC_SMI#,R939 change to @		
51.					2.For PCH_ACIN,R341 change to @		
52.					3.For ACER only,TM change from SA00005EG00 to SA00005PH00		
53.					4.Change SPOK control function from PWR to EC_SPOK		
54.					5.Change HDMI cap form SE076103K80:0.01u to SE076104K80:0.1u:C280-C287		
55.					6.Change Board ID form 1 to 2,R960 change to 18K_0402_5%		
56.					7.For Vgs(th) issue,change Q20 from 2N7002 to BSS138(SB000002X00)		
57.					8.For Q5LJ1 RTC issue,		
58.					change X1 from SJ10000DM00:S CRYSTAL 32.768KHZ 12.5PF 9H03200019 to		
59.					SJ100004Z00:S CRYSTAL 32.768K 12.5PF 1U7F125DP1A000D		
60.					9.Remove KB cap 100P_0201*24pcs		
61.					C245,C246,C247,C248,C249,C250,C251,C252,C253,C254,C255,C256,C258,C259,		
62.					C260,C263,C265,C266,C267,C268,C269,C270,C271,C272		
63.					10.For ME PE review,remove C442		
64.					11.For cost,Change DDR C1464 to @		
65.					12.For cost,Change DDR C1258,C1259,C1261,C1291,C1292,C1293 to @		
66.					13.For cost,Change DDR cap from 1uF_0201 to 0.1uF_0201		
67.					C1462,C1461,C1460,C1459,C1514,C1513,C1512,C1511,		
68.					C1466,C1476,C1477,C1467,C1470,C1471,C1478,C1468		
69.					C1504,C1503,C1502,C1501,C1518,C1517,C1516,C1515,		
70.					C1487,C1497,C1498,C1488,C1491,C1492,C1499,C1489		
71.					14.For cost,Change TB C1406,C1407,C1443,C1444 from 1uF_0201 to 0.1uF_0201		
72.					0314		
73.					15.For HF parts,change Q6 from SB501380020 to SB501380050		
74.					16.For HF parts,change Q87 from SB534560020 to SB534560030		
75.					0315		
76.					17.Combine Power latest schematic		



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/4/6	Deciphered Date	2013/4/6	Title
				EE P.I.R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				Q32MC MIB LA-8481P Schematic
Date	Thursday, April 12, 2012	Sheet	51	of 51