

Compal Confidential

Model Name : Ezel_CX

Board NO: LA-A001P

PCB
ZZZ

DA8000WC200 PCB OYO LA-A001P REV0 M/B 5 S
* DA8000WC210 PCB OYO LA-A001P REV1 M/B 5 S

LA-A001P REV0 M/B 5 S
DA8000WC210

updated for new panelization

Compal Confidential

V5MM1 M/B Schematics Document

Intel Chief River (Ivy Bridge 2C BGA+ Pather Point)

with On Board DRAM, 1Rx8, 8 pcs

Nvidia N14P-GT with GDDR5*8


2012-03-12

REV: 1.0

Panelization Information	
Main Board	LA-A001P
I/O Board	LS-A001P
Sensor Board	LS-A002P
Re-driver Board	LS-A003P
LAN Board	LS-A004P
LED Board	LS-A005P
PWR Board	LS-A006P
E-Compass Board	LS-A007P

Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel_CX MB LA-A001P	1.0
				Date: Wednesday, March 13, 2013	Sheet 1 of 64



Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel CX MB LA-A001P	1.0
Date: Wednesday, March 13, 2013				Sheet	2 of 64

System Power Rails

Power Plane	Description	S0	S3	S4	S5
+RTCVCC	RTC power	ON	ON	ON	ON
VIN	Adapter power supply (19V)	N/A	ON	ON	ON
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON
+VSB	+VSB for power rails to control sequence	ON	ON	ON	ON
+CPU_CORE	Power Supply for CPU Core Power Well	ON	OFF	OFF	OFF
+VGF_X_CORE	Power Supply for incorporated GPU	ON	OFF	OFF	OFF
+5VALW	5V Power Source from 3V/5V IC	ON	ON	ON	ON
+5VALW_PCH	5V Power Supply for PCH VccSus Power Well	ON	ON	ON*	ON*
+5VS	from 5VALW, power supply for 5V device	ON	OFF	OFF	OFF
+3VALW	3V Power Source from 3V/5V IC	ON	ON	ON	ON
+3VALW_PCH	3V Power Supply for PCH VccSus Powr Well	ON	ON	ON*	ON*
+3VS	from 3VALW, power supply for 3V device	ON	OFF	OFF	OFF
+VCCSA	power supply for CPU System Agent Voltage	ON	OFF	OFF	OFF
+1.8VS	use 3VALW source, for CPU VDDPLL and PCH LVDS power	ON	OFF	OFF	OFF
+1.5V	use 5VALW source, for DDR3 and for 1.5VS Gate	ON	ON	OFF	OFF
+1.5VS	from 1.5V, power supply for CPU memory controller and PCH	ON	OFF	OFF	OFF
+1.05VS_VTT	source from 5VALW, for CPU VCCIO and PCH Core Power Well	ON	OFF	OFF	OFF
+0.75VS	source from internal LDO of PU501, for DDR3 terminator	ON	OFF	OFF	OFF
+3V_LAN	3V power supply for RTL8111GS-CG LAN IC(on D/B)	ON	ON	OFF*	OFF*
+3VS_WLAN	3V power supply for WLAN	ON	OFF*	OFF*	OFF*
+3VS_DGPU	3V powr source for dGPU	ON	OFF	OFF	OFF
VGA_CORE	Core power for dGPU	ON	OFF	OFF	OFF
+1.5VSDGPU	1.5V for VRAM and memory controller of dGPU	ON*	OFF	OFF	OFF
+1.05VSDGPU	1.05V power source for dGPU	ON	OFF	OFF	OFF

ON*: if no need to disable for Erp Lot 6
 OFF*: always connected is not supported by default
 ON*: 1.5VSDGPU will be switched off by GC6 toggleled

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
with dGPU	dGPU@
UMA Only	UMAO@
with GC6	GC6@
w/o GC6	NGC6@
daul-mode supported	DM@
EMI solution	EMI@
ESD solution	ESD@
RF solution	RF@
reserved for EMC	XEMC@
daul-mode not supported	NDM@
IOAC supported	IOAC@
no stuff	@
Connector	CONN@
i3-3227U	3227@
i5-3337U	3337@
i7-3537U	3537@
PCH HM77	HM77@
ELPIDA DRAM Chip	ELPIDA@
VRAM Hynix-MFR	HYNMFR@
VRAM Hynix-AFR	HYNAFR@

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
Charger IC	0001 0010 b

EC SM Bus2 address

Device	Address
On Board Thermal Sensor	1001_101xb

PCH SM Bus address

Device	Address
ChannelA DIMM0 A0	1010 000X JDIMM1(SPD)



USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHC11	UHCI0	0	USB3.0 port with charging (upper)
		1	USB3.0 port (lower)
		2	Lightning-Bolt with TI solution
	UHCI1	3	
		4	
		5	
		6	
EHC12	UHCI4	8	Mini-Card for WiFi
		9	External port- USB 2.0 only
	UHCI5	10	CMOS Camera
		11	Touch Panel
		12	Sensor Hub
		13	


USB 3.0	Port	
XHCI	1	USB external port (upper)
	2	USB external port (lower)
	3	Lightning-Bolt with TI solution
	4	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel CX MB LA-A001P	1.0
				Date: Wednesday, March 13, 2013	Sheet 3 of 64


- CPU**
- UCPU1
3227@
S IC AV8063801119500 SROXF L1 1.9G ABO!
SA00006D990
AV8063801119500 SR0XF L1 1.9G
 - UCPU1
3337@
S IC AV8063801129900 SROXL L1 1.8G ABO!
SA00006D860
AV8063801129900 SR0XL L1 1.8G
 - UCPU1
3537@
S IC AV8063801119700 SROXG L1 2G ABO!
SA00006D890
AV8063801119700 SR0XG L1 2G



1. PEG_RCOMP0 and PEG_ICOMPI should be connected together with 4-mil width first. Then be connected to R1 from ball of PEG_ICOMPI.
2. PEG_ICOMPO should be connected to R1 with width 12-mil.
3. No longer than 500-mil to above two.




to improve thermal problem and base upon request from our end-customer, change PEG_CFG to 8X on 2013/03/10



eDP_COMPIO and eDP_ICOMPO should be connected to R3 respectively.

eDP_COMPIO
Trace Width to R3= 4-mil
Trace Spacing to Other Signals= 15-mil
Max. Routing Length= 500-mil



eDP_ICOMPO
Trace Width to R3= 12-mil
Trace Spacing to Other Signals= 15-mil
Routing Length= 500-mil




Security Classification			Compal Secret Data			Date of EOP			Title		
Issued Date			Deciphered Date			Date of EOP			PROCESSOR(I/7) DMI,FDI,PEG		
2012/07/29									Rev 1.0		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Document Number									Sheet		
Ezel_CX MB_LA-A001P									4 of 64		
Date: Wednesday, March 13, 2013											

For 2nd Generation IntelR Core processor family mobile, the output will be high.
 For Mobile 3rd Generation IntelR Core processor family, the output will be low.


C572 should be as close as possible to CPU






C66 should be as close as possible to CPU




	Width	Spacing	Length
SM_RCOMP0	20-mil	20-mil	< 500-mil
SM_RCOMP1	20-mil	20-mil	< 500-mil
SM_RCOMP2	15-mil	20-mil	< 500-mil



C573 should be as close as possible to CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/29	Deciphered Date		PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date:	Wednesday, March 13, 2013	Sheet	5	of	64




DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B


IVY-BRIDGE_BGA1023

IVY-BRIDGE_BGA1023




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/07/29	Deciphered Date		Title	
				PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel_CX_MB_LA-A001P	1.0
Date:	Wednesday, March 13, 2013	Sheet	6	of 64	


PEG DEFER TRAINING	
CFG7	<p>* 1: (Default) PEG Trains immediately and follows xxRESETB de-assertion</p> <p>0: PEG Wait for BIOS for training</p>



CFG Straps for Processor



PCIe Static x16 Lane Numbering Reversal	
CFG2	<p>1: (Default) Normal Operation Lane # definition matches socket pin map definition</p> <p>* 0: Lane Reversed</p>




eDP Enable Strap	
CFG4	<p>1: (Default) Disable</p> <p>* 0: Enable</p>



PCIe Port Bifurcation Straps	
CFG[6:5]	<p>11: (Default) 1x16 PCI Express</p> <p>* 10: 2x8 PCI Express</p> <p>01: Reserved</p> <p>00: 1x8,2x4 PCI Express</p>


Dr-Bios.com

POWER




CPU Power Rail Table			
Voltage Rail	Voltage	50 Iccmax Current(A)	
VCC	0.65~1.2	33	Processor Core Voltage
VCCIO	1.05	8.5	Processor Uncore Voltage
VDDQ	1.5	5	Memory Controller Voltage
VCCSA	0.675~0.9	4	System Agent Voltage
VCCPLL	1.8	1.2	Processor PLL Voltage
VAXG	0.65~1.25	29	Processor Graphics Voltage

Refer to Mobile 3rd Generation Intel® Core Processor Family External Design Specification (EDS) Volume 1 of 2 Revision 2.2



Security Classification	Compal Secret Data		Title	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	PROCESSOR(5/7) PWR,BYPASS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Size	Customer	Document Number	Date: Wednesday, March 13, 2013	
		Ezel_CX_MB_LA-A001P	Sheet	8 of 64

POWER






VCCPLL Plane Decoupling Recommendation from Intel PDDG Rev 1.0,
 1. 1x 330uF
 2. 2x 1uF (0402)


Follow VCCSA Plane Decoupling Recommendations from Intel PDDG Rev 1.0,
 1. 1x 330uF
 2. 5x 10uF (0603)
 3. 5x 1uF (0402)

***For ULV Only**

VID[0] ball D48	VID[1] ball D49	VCCSA Output
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V







Security Classification		Compal Secret Data		Title		
Issued Date	2012/07/29	Deciphered Date	Date of EOP	PROCESSOR(7/7) VSS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 10 of 64	





All VREF_DQ and VREF_CA should be routed with width at least 20-mil and with spacing at least 20-mil.


1. +V_DDR_REFA
2. +V_REF_CA






Part Number	Description	ESR
SF000002Z00	S_A-P_CAP 330U 2.5V M 6.3X4.2 R17M VLP5	17mΩ



Reversal Type, H=5.2mm





Security Classification			Compal Secret Data		
Issued Date	2012/07/29	Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Title		Compal Electronics, Inc.		Rev 1.0	
Document Number		Ezel_CX_MB_LA-A001P		Date: Wednesday, March 13, 2013	
Sheet		11		of 64	



- <-> DDR_B_MA0[0..15] <-> DDR_B_MA0[0..15]
- <-> DDR_B_DOS#(4..7) <-> DDR_B_DOS#(4..7)
- <-> DDR_B_DOS#(4..7) <-> DDR_B_DOS#(4..7)
- <-> DDR_B_D3(32..63) <-> DDR_B_D3(32..63)
- <-> DDR_B_DOS#(0..3) <-> DDR_B_DOS#(0..3)
- <-> DDR_B_DOS#(0..3) <-> DDR_B_DOS#(0..3)
- <-> DDR_B_D0(0..31) <-> DDR_B_D0(0..31)





These capacitors should be distributed to each memory down die.

Security Classification	Compal Secret Data	Deciphered Date	Date of EOP	Title
Issued Date	2012/07/29			DDRIII DIMMB
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Size	Document Number	Rev		
Custom	Ecel_CX_MB_LA-A001P	1.0		
Date:	Wednesday, March 13, 2013	Sheet	12	of 64



UPCH1
HM77@
B082HM77 SLJ8C C1 BGA 989P

S IC B082HM77 SLJ8C C1 BGA 989P PCH ABO1
SA00005AGIO



← On Board DRAM Flag

SATA Port 0 is for HDD Connector








SATA Port 0 is for SSD

SATAICOMPO and SATA3COMPI should be connected together then to R63. SATA3ICOMPO and SATA3COMPI should be connected together then to R66. Trace Impedance= 50-ohm. Keep-out to other Signals, especially to CLK= 15-mil

Swichable Graphic Supported

YES	Low
NO	High


Check with SW if this selection is still required




In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/down resistors on the board are necessary.


	Boot BIOS Destination Selection	
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1

keep R still be stuff for safety SMT, then check if it is okay to remove or not







ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only stuff for first version




NOT used in Full Clock Integration mode


CLKIN_GND1_P (BG30) and CLKIN_GND1_N (BJ30) can share the same PD resistor. <Design Guide 2.0 Page 395>

need to align with SW team to see how to deal with these if no clock output required




dGPU is present or not	
UMA	High
W/dGPU	Low





Dr-Bio.com


Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/29	Deciphered Date		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date of EOP		PCH (3/9) DMI, FDI, PM	
Size Custom	Document Number	Rev			
	Ezel_CX_MB_LA-A001P	1.0			
Date:	Wednesday, March 13, 2013	Sheet	15	of	64



If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects. The supply pins VCCTX_LVDS and VCCA_LVD can be connected to ground.




R102 should be placed as close as possible to PCH T43, and keep the trace is at least 30-mil away from other signals (especially clocks).

Based on recommendation from TI, AC coupling capacitors should be placed close to transmit device



Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Custom	Ezel_CX_MB_LA-A001P				
Date:	Wednesday, March 13, 2013	Sheet	16	of 64	

ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only stuff for first version








Base on recommendation from TI, AC coupling capacitors should be placed close to transmit device


In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/down resistors on the board are necessary.

Boot BIOS Destination Selection		
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1

need to set GPIO50 and GPIO54 as GPO to reduce external PU resistors




DF_TVS	DMI,FDI Termination Voltage	
	PU, Set to 1	HR CPU NC
	PD, Set to 0	CR CPU PD



USB30 External Port (Far Away from End-User)
USB30 External Port (Close to End-User)
Docking Port


Mini Card (WLAN)
USB 2.0 Only External Port (on I/O Board)
CMOS Camera
Touch Panel
Sensor Hub





Connect USBRBIAS and USBRBIAS# (impedance= 50-ohm single-end) together first, then connect to R158 from USBRBIAS# (no longer than 500-mil). Keep-out 15-mil to other signals.



ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only stuff for first version

Default for iRST supported






For common BIOS code *need to define*

Project Code	GPIO69	GPIO70
	0	0
w/TPM	0	1
	1	0
	1	1



Currently, to be the same configuration as Sage, use GPIO69 and GPIO70 to define SKUs has TPM solution or not. **updated on 2013/01/15**

ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only reserved for first version






GPIO71 is for GDDR3/GDDR5 selection. PU for GDDR5 only.

ALL Unused GPIO will be set asto GPO, and PU/PD resistors are only stuff for first version






NV Optimus Enable	
W/Optimus	Low
W/O Optimus	High




add definition for ELPIDA B-Die (old die)

On Board DRAM Configuration	GPIO23	GPIO22
ELPIDA(F-Die) 512Mbx8	0	0
ELPIDA(B-Die) 512Mbx8	0	1

updated on 2013/01/15






Refer to Intel® 7 Series / C216 Chipset Family Platform Controller Hub (PCH) External Design Specification (EDS) Revision 2.1

PCH Power Rail Table			
Voltage Rail	Voltage	SO Iccmax Current(A)	
V_PROC_IO	1.05	0.002	Processor I/O
VSREF	5	0.001	PCH Core Well Reference Voltage
VSREF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.178	I/O Buffer Voltage
VccADAC	3.3	0.063	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.075	Display PLL A power
VccADPLLB	1.05	0.075	Display PLL B power
VccCore	1.05	1.73	Internal Logic Voltage
VccDMI	1.05	0.047	DMI Voltage
VccIO	1.05	3.799	Core Well I/O buffers
VccASW	1.05	0.803	1.05 V Supply for Intel Management Engine and Integrated LAN
VccSPI	3.3	0.01	3.3 V Supply for SPI Controller Logic
VccDSW3_3	3.3	0.001	3.3v supply for Deep Sx well
VccDFTERN (VccPNAND)	1.8	0.002	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	RTC Battery Voltage
VccSus3_3	3.3	0.065	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.5	0.147	1.5 V Internal PLL and VRMs
VccCLKDMI	1.05	0.075	DMI differential Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.05	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.04	I/O power supply for LVDS (Mobile Only)


VccVRM voltage supplies for
 1. VccACLK
 2. VccAFDIPLL
 3. VccAPLLEXP
 4. VccPLDMI2
 5. VccAPLLSATA

If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects. The supply pins VCCTX_LVDS and VCCA_LVD can be connected to ground.


C96 should be shared with AU20, but should be close to AT20





C205 is only stuff for first version, then check the feasibility to remove them





- VccVRM voltage supplies for**
1. VccACKL
 2. VccADIFLL
 3. VccAPLEXP
 4. VccAPLLDM12
 5. VccAPLLSATA



Part Number	Description	ESR
SF00002Z00	S_A-P_CAP 330U 2.5V M 6.3X4.2 R17M VLP5	17mΩ



C235 and C238 is only stuff for first version, then check the feasibility to remove them



C224 and C224 is only stuff for first version, then check the feasibility to remove them

H5 UPCH1H @


AA17	VSS[0]		
AA2	VSS[1]	AK38	
AA3	VSS[2]	VSS[80]	
AA33	VSS[3]	VSS[81]	
AA34	VSS[4]	VSS[82]	
AA4	VSS[5]	VSS[83]	
AB11	VSS[6]	VSS[84]	
AB14	VSS[7]	VSS[85]	
AB39	VSS[8]	VSS[86]	
AB4	VSS[9]	VSS[87]	
AB43	VSS[10]	VSS[88]	
AB5	VSS[11]	VSS[89]	
AB7	VSS[12]	VSS[90]	
AC19	VSS[13]	VSS[91]	
AC2	VSS[14]	VSS[92]	
AC21	VSS[15]	VSS[93]	
AC24	VSS[16]	VSS[94]	
AC33	VSS[17]	VSS[95]	
AC34	VSS[18]	VSS[96]	
AC48	VSS[19]	VSS[97]	
AD10	VSS[20]	VSS[98]	
AD11	VSS[21]	VSS[99]	
AD12	VSS[22]	VSS[100]	
AD13	VSS[23]	VSS[101]	
AD19	VSS[24]	VSS[102]	
AD24	VSS[25]	VSS[103]	
AD26	VSS[26]	VSS[104]	
AD27	VSS[27]	VSS[105]	
AD33	VSS[28]	VSS[106]	
AD34	VSS[29]	VSS[107]	
AD36	VSS[30]	VSS[108]	
AD37	VSS[31]	VSS[109]	
AD38	VSS[32]	VSS[110]	
AD39	VSS[33]	VSS[111]	
AD4	VSS[34]	VSS[112]	
AD40	VSS[35]	VSS[113]	
AD42	VSS[36]	VSS[114]	
AD43	VSS[37]	VSS[115]	
AD45	VSS[38]	VSS[116]	
AD46	VSS[39]	VSS[117]	
AD8	VSS[40]	VSS[118]	
AE2	VSS[41]	VSS[119]	
AE3	VSS[42]	VSS[120]	
AF10	VSS[43]	VSS[121]	
AF12	VSS[44]	VSS[122]	
AD14	VSS[45]	VSS[123]	
AD16	VSS[46]	VSS[124]	
AF16	VSS[47]	VSS[125]	
AF19	VSS[48]	VSS[126]	
AF24	VSS[49]	VSS[127]	
AF26	VSS[50]	VSS[128]	
AF27	VSS[51]	VSS[129]	
AF29	VSS[52]	VSS[130]	
AF31	VSS[53]	VSS[131]	
AF38	VSS[54]	VSS[132]	
AF4	VSS[55]	VSS[133]	
AF42	VSS[56]	VSS[134]	
AF46	VSS[57]	VSS[135]	
AF5	VSS[58]	VSS[136]	
AF7	VSS[59]	VSS[137]	
AF8	VSS[60]	VSS[138]	
AG19	VSS[61]	VSS[139]	
AG2	VSS[62]	VSS[140]	
AG31	VSS[63]	VSS[141]	
AG48	VSS[64]	VSS[142]	
AH11	VSS[65]	VSS[143]	
AH3	VSS[66]	VSS[144]	
AH36	VSS[67]	VSS[145]	
AH39	VSS[68]	VSS[146]	
AH40	VSS[69]	VSS[147]	
AH42	VSS[70]	VSS[148]	
AH46	VSS[71]	VSS[149]	
AH7	VSS[72]	VSS[150]	
AJ19	VSS[73]	VSS[151]	
AJ21	VSS[74]	VSS[152]	
AJ24	VSS[75]	VSS[153]	
AJ33	VSS[76]	VSS[154]	
AJ34	VSS[77]	VSS[155]	
AK12	VSS[78]	VSS[156]	
AK3	VSS[79]	VSS[157]	
		VSS[158]	

COUGARPOINT_FCBGA989







UPCH1 @

AY4	VSS[159]	VSS[259]	H46
AY42	VSS[160]	VSS[260]	K18
AY46	VSS[161]	VSS[261]	K26
AY8	VSS[162]	VSS[262]	K39
B11	VSS[163]	VSS[263]	K46
B15	VSS[164]	VSS[264]	K7
B19	VSS[165]	VSS[265]	L18
B23	VSS[166]	VSS[266]	L2
B27	VSS[167]	VSS[267]	L20
B31	VSS[168]	VSS[268]	L28
B35	VSS[169]	VSS[269]	L28
B39	VSS[170]	VSS[270]	L36
B7	VSS[171]	VSS[271]	L48
F45	VSS[172]	VSS[272]	M12
BB12	VSS[173]	VSS[273]	P16
BB16	VSS[174]	VSS[274]	M18
BB20	VSS[175]	VSS[275]	M22
BB22	VSS[176]	VSS[276]	M24
BB24	VSS[177]	VSS[277]	M30
BB28	VSS[178]	VSS[278]	M32
BB30	VSS[179]	VSS[279]	M34
BB38	VSS[180]	VSS[280]	M38
BB4	VSS[181]	VSS[281]	M4
BB46	VSS[182]	VSS[282]	M46
BC14	VSS[183]	VSS[283]	M48
BC18	VSS[184]	VSS[284]	M8
BC2	VSS[185]	VSS[285]	N18
BC22	VSS[186]	VSS[286]	P30
BC26	VSS[187]	VSS[287]	N37
BC32	VSS[188]	VSS[288]	P11
BC34	VSS[189]	VSS[289]	P18
BC36	VSS[190]	VSS[290]	P33
BC40	VSS[191]	VSS[291]	P40
BC42	VSS[192]	VSS[292]	P43
BC48	VSS[193]	VSS[293]	P47
BD46	VSS[194]	VSS[294]	P7
BD5	VSS[195]	VSS[295]	R2
BE22	VSS[196]	VSS[296]	R48
BE26	VSS[197]	VSS[297]	T12
BE40	VSS[198]	VSS[298]	T31
BF10	VSS[199]	VSS[299]	T37
BF12	VSS[200]	VSS[300]	T4
BF16	VSS[201]	VSS[301]	W34
BF20	VSS[202]	VSS[302]	T46
BF22	VSS[203]	VSS[303]	T47
BF24	VSS[204]	VSS[304]	T8
BF26	VSS[205]	VSS[305]	V11
BF2	VSS[206]	VSS[306]	V17
BD3	VSS[207]	VSS[307]	V26
BF30	VSS[208]	VSS[308]	V27
BF38	VSS[209]	VSS[309]	V29
BF40	VSS[210]	VSS[310]	V31
BF8	VSS[211]	VSS[311]	V36
BG17	VSS[212]	VSS[312]	V39
BG21	VSS[213]	VSS[313]	V43
BG33	VSS[214]	VSS[314]	V7
BG44	VSS[215]	VSS[315]	W17
BG8	VSS[216]	VSS[316]	W19
BH11	VSS[217]	VSS[317]	W2
BH15	VSS[218]	VSS[318]	W27
BH17	VSS[219]	VSS[319]	W48
BH19	VSS[220]	VSS[320]	Y12
H10	VSS[221]	VSS[321]	Y38
BH27	VSS[222]	VSS[322]	Y4
BH31	VSS[223]	VSS[323]	Y42
BH33	VSS[224]	VSS[324]	Y46
BH35	VSS[225]	VSS[325]	Y8
BH39	VSS[226]	VSS[326]	BC29
BH43	VSS[227]	VSS[327]	N24
BH7	VSS[228]	VSS[328]	AJ3
D3	VSS[229]	VSS[329]	AD47
D12	VSS[230]	VSS[330]	B43
D16	VSS[231]	VSS[331]	B43
D18	VSS[232]	VSS[332]	BE10
D22	VSS[233]	VSS[333]	BC41
D24	VSS[234]	VSS[334]	G14
D26	VSS[235]	VSS[335]	G14
D30	VSS[236]	VSS[336]	H16
D32	VSS[237]	VSS[337]	T36
D34	VSS[238]	VSS[338]	BC32
D38	VSS[239]	VSS[339]	BC24
D42	VSS[240]	VSS[340]	C22
D8	VSS[241]	VSS[341]	AP13
E18	VSS[242]	VSS[342]	M14
E26	VSS[243]	VSS[343]	AP3
G18	VSS[244]	VSS[344]	AP1
G20	VSS[245]	VSS[345]	BE16
G26	VSS[246]	VSS[346]	BC16
G28	VSS[247]	VSS[347]	BC28
G36	VSS[248]	VSS[348]	BJ28
G48	VSS[249]	VSS[349]	
H12	VSS[250]	VSS[350]	
H16	VSS[251]	VSS[351]	
H22	VSS[252]	VSS[352]	
H24	VSS[253]	VSS[353]	
H26	VSS[254]	VSS[354]	
H30	VSS[255]	VSS[355]	
H32	VSS[256]	VSS[356]	
H34	VSS[257]	VSS[357]	
F3	VSS[258]	VSS[358]	

COUGARPOINT_FCBGA989





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/29	Deciphered Date	Date of EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS Document Number Ezel CX MB LA-A001P Date: Wednesday, March 13, 2013
				Rev 1.0
				Sheet 21 of 64




dGPU# GPU P/N : SA00005W200 S1C N14P-GT-A2 FCBGA 908P GPU
Use N13P symbol.

GC6 function





GPIO	I/O	USAGE
GPIO0	I	FB_CLAMP_MON
GPIO1	O	MEM_VD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	Reserved
GPIO6	O	FB_CLAMP_TGL_REQ
GPIO7	O	3D Vision
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16	O	FRM_CLK
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21		Reserved

VRAM Interface



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Customer	Document Number	Rev		
Ezel	CX MB LA-A001P	1.0		
Date	Wednesday, March 13, 2013	Sheet	23	of 64



VRAM BOM Config **VRAM P/N**
 128Mx16x8 HYN 64*32 SA00004GD50(S IC D5 64M32/2.5G H5GQ2H24AFR-T2C ABO!)

GDDR5	Vendor	Strap	ROM_SI
128M x 16	Hynix	0x4	24.9K

Resistor Values	Pull-up	Pull-down
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111


For N14P-GT-A2 (QS) strap table

Device ID : 0xFE4


GPU	WCK Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GT	2.5GHZ	128M*16	Hynix	R PU 45K	R PD 5K	R PD 25K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PD 15K

STRAP0	USER[3:0]
STRAP1	3GIO_PADCFG_LUT_ADR[3:0]
STRAP2	PCI_DEVID[3:0]
STRAP3	SOR[3:0]
STRAP4	PEG_SPEED_CHANGE_GEN3, PEX_MAX_SPEED, DP_PLLVDD33V
ROM_SCLK	PCI_DEV[4], SUB_VENDOR, PCI_DEV[5], PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3:0]
ROM_SO	FB_BAR_SIZE[1:0], SMB_ ALT_ADDR, VGA_DEVICE

dGPU@ GPU P/N : SA00005W200 S IC N14P-GT-A2 FCBGA 908P GPU
 Use N13P symbol.





NV 14x DG FBVDDQ(GDDR5) GB4-128
0.1Ux4,1Ux4 Under GPU
4.7Ux4,10Ux2,22Ux2 Near GPU



POWER

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date		Title	N14P POWER & GND 4/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel CX MB LA-A001P
				Date	Wednesday, March 13, 2013
				Sheet	25 of 64



N14P-GT EDP 45A


dGPU@ GPU P/N : SA00005W200 S IC N14P-GT-A2 FCBGA 908P GPU
Use N13P symbol.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Flav 1.0
Date: Wednesday, March 13, 2013				Sheet 26	of 64

Memory Partition A Lower 32 Bit

TOP / M3


BOT / M501




GDDR5 Mode H Mapping

Address	DATA Bus
0..31	32..63
CMD0	CS#
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	ABI#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	ABI#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#


建議線路
 0.1uX6,1uX4,10uX1 FBVDDQ
 1uX4,10uX1 FBVDD
 for 2pcs VRAM



External VRAM Thermal Sensor



Memory Partition A Upper 32 bit



建議線路
0.1uX6, 1uX4, 10uX1 FBVDDQ
1uX4, 10uX1 FBVDD
for 2pcs VRAM




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Deciphered Date	Date of EOP	Title	N14P GDDR5 7/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	Ezel CX MB LA-A001P			Rev	1.0
Date:	Wednesday, March 13, 2013			Sheet	28 of 64

Memory Partition C Lower 32 bit

TOP / M1


BOT / M504



GDDR5 Mode H Mapping






Address	DATA Bus
0..31	32..63
CMD0	CS#
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA1
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	ABI#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA1
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	ABI#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#

建議線路
 0.1ux6, 1ux4, 10ux1 FBVDDQ
 1ux4, 10ux1 FBVDD
 for 2pcs VRAM





Memory Partition C Upper 32 bit


BOT / M503



建議線路
 0.1ux6,1ux4,10ux1 FBVDDQ
 1ux4,10ux1 FBVDD
 for 2pcs VRAM



HSG01H24FR-12L_BGA170
 SA0004GD50 @




HSG01H24FR-12L_BGA170
 SA0004GD50 @



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Deciphered Date	Date of EOP	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			N1AP GDDR5 9/9		
			Customer: Ezel CX MB LA-A001P		
			Date: Wednesday, March 13, 2013		
			Sheet 30 of 64		

Cost Reduced Level Shifter Topology

<16>	PCH_DPB_N0	C397	2	1	0.1U	0402	16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C398	2	1	0.1U	0402	16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C399	2	1	0.1U	0402	16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C400	2	1	0.1U	0402	16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C401	2	1	0.1U	0402	16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C402	2	1	0.1U	0402	16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C403	2	1	0.1U	0402	16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C404	2	1	0.1U	0402	16V7K	HDMI CLK+






HDMI CLK-	R254	1	@	2	0	0402	5%	HDMI R CLK-
HDMI CLK+	R255	1	@	2	0	0402	5%	HDMI R CLK+
HDMI TX0-	R256	1	@	2	0	0402	5%	HDMI R D0-
HDMI TX0+	R257	1	@	2	0	0402	5%	HDMI R D0+
HDMI TX1-	R258	1	@	2	0	0402	5%	HDMI R D1-
HDMI TX1+	R259	1	@	2	0	0402	5%	HDMI R D1+
HDMI TX2-	R260	1	@	2	0	0402	5%	HDMI R D2-
HDMI TX2+	R262	1	@	2	0	0402	5%	HDMI R D2+

Change to short pad for experiment for the first PCB version , request by EMI





Pin Mapping for HDMI by Port B

PCH Pin Name	HDMI O/P
DDPB_[0]P	TMDSB_DATA2
DDPB_[0]N	TMDSB_DATA2#
DDPB_[1]P	TMDSB_DATA1
DDPB_[1]N	TMDSB_DATA1#
DDPB_[2]P	TMDSB_DATA0
DDPB_[2]N	TMDSB_DATA0#
DDPB_[3]P	TMDSB_CLK
DDPB_[3]N	TMDSB_CLK#
DDPB_AUXP	NA
DDPB_AUXN	NA
DDPB_HPD	HDMIB_HPD
SDVO_CTRLCLK	HDMIB_CTRLCLK
SDVO_CTRLDATA	HDMIB_CTRLDATA





D9 should be as close as possible to JHDMI1


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	Date of EOP	HDMI Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel_CX_MB_LA-A001P	1.0
				Date:	Wednesday, March 13, 2013	Sheet 31 of 64



after confirming, home key will not support wake-up function by Ezel_CX









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	Date of EOP	Title	eDP Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Ezel_CX MB_LA-A01P	1.0
				Date:	Wednesday, March 13, 2013	Sheet 32 of 64




SM070002010 HSF2012F25F 90ohm @100MHz



these RF solutions should be placed as close as possible JMDP1




Pin Number	DP Mode	Docking Port Mode		
		USB3.0 (2-Lane Mode)	Full DP Mode (4-Lane Mode)	mDP DNGLE Mode
PIN1	GND	GND	GND	GND
PIN2	HPD	HPD	HPD	HPD
PIN3	DP_ML_0P	DP_ML_0P	DP_ML_0P	DP_ML_0P
PIN4	CONFIG1	USB20_P	CONFIG1	USB20_P
PIN5	DP_ML_0N	DP_ML_0N	DP_ML_0N	DP_ML_0N
PIN6	CONFIG2	USB20_N	CONFIG2	USB20_N
PIN7	GND	GND	GND	GND
PIN8	GND	GND	GND	GND
PIN9	DP_ML_1P	DP_ML_1P	DP_ML_1P	DP_ML_1P
PIN10	DP_ML_3P	USB30_TXP	DP_ML_3P	USB30_TXP
PIN11	DP_ML_1N	DP_ML_1N	DP_ML_1N	DP_ML_1N
PIN12	DP_ML_3N	USB30_TXN	DP_ML_3N	USB30_TXN
PIN13	GND	GND	GND	GND
PIN14	GND	GND	GND	GND
PIN15	DP_ML_2P	USB30_RXP	DP_ML_2P	USB30_RXP
PIN16	AUX_P	AUX_P	AUX_P	AUX_P
PIN17	DP_ML_2N	USB30_RXN	DP_ML_2N	USB30_RXN
PIN18	AUX_N	AUX_N	AUX_N	AUX_N
PIN19	DP_PWR_RTN	DP_PWR_RTN	DP_PWR_RTN	PWR 5V 1.5A
PIN20	PWR 3V 500mA			PWR 3V 500mA




plan to change to 100U/25V for 19V power voltage input



ESD Component








Switch for BT on Combo Module

	BT Enable	BT Disable
BT_ON#	L	H





Pin Definition			
PIN1	NC	PIN2	3.3V
PIN3	NC	PIN4	GND
PIN5	NC	PIN6	+1.5V(No Use)
PIN7	NC	PIN8	NC
PIN9	GND	PIN10	NC
PIN11	NC	PIN12	NC
PIN13	NC	PIN14	NC
PIN15	GND	PIN16	NC
PIN17	NC	PIN18	GND
PIN19	NC	PIN20	NC
PIN21	GND	PIN22	NC
PIN23	Host RX+	PIN24	3.3V
PIN25	Host RX-	PIN26	GND
PIN27	GND	PIN28	+1.5V(No Use)
PIN29	GND	PIN30	NC
PIN31	Host TX-	PIN32	NC
PIN33	Host TX+	PIN34	GND
PIN35	GND	PIN36	NC
PIN37	GND	PIN38	NC
PIN39	3.3V	PIN40	GND
PIN41	3.3V	PIN42	NC
PIN43	NC	PIN44	NC
PIN45	By Vendor	PIN46	NC
PIN47	By Vendor	PIN48	+1.5V(No Use)
PIN49	DA/DSS	PIN50	GND
PIN51	Detection	PIN52	3.3V



if no space for components, move these to be close to EC side



Security Classification	2011/12/13	Compal Secret Data	Date of EOP	Title	
Issued Date	Deciphered Date			Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER				Document Number	
				Ezel_CX_MB_LA-A001P	
				Date:	Rev
				Wednesday, March 13, 2013	1.0
				Sheet	34 of 64





Part Number	Description	ESR
SF000002Y00	S_A-P_CAP 220U 6.3V M 6.3X4.2 R17M VLP5	17mΩ

Truth Table for Inserted Device






CB	SELCDP	
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only, to distinguish if Fast Charging should be supported or not

External USB-IF Device Type	
DCP	Dedicated Charging Port
SDP	Standard Downstream Port
CDP	Charging Downstream Port



SM070000S80 WCM2012F25F-670T04 67ohm



add Frame for RF




Part Number	Description	ESR
SF000002Y00	S_A-P_CAP 220U 6.3V M 6.3X4.2 R17M VLP5	17mΩ




Security Classification	Compal Secret Data	Title	USB3.0 External Ports
Issued Date	2011/06/24	Document Number	Ezel CX MB LA-A001P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:	Wednesday, March 13, 2013
		Sheet	35 of 64

SATA HDD Connector (SMD Type)




SATA HDD Connector (DIP Type)



IO/B Connector


Including Card Reader and USB 2.0 external port



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	SATA HDD & IO/B Connector	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Wednesday, March 13, 2013	Sheet 36	of 64


Dr-Bios.com

use +3VLP power for EC for DVT build





Board ID
See definition on notes page, NEED to check EVERY TIME before new gerber-out

Phase	Revision	BID0
EVT	0.1	0
DVT	0.2	1
PVT	0.3	2
*MP	1.0	3




Security Classification	2011/06/24	Compal Secret Data	Date of EOP	Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAIR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Title		Rev	
Customer	EzeL CX MB LA-A001P	EzeL CX MB LA-A001P		1.0	
Date:	Wednesday, March 13, 2013	Sheet	37	of 64	


KB Connector






KB Backlight Connector



Click Pad Connector




Lid Switch (Hall Effect Switch)




Embedded Battery Reset Button

Debug switch will be removed after MP.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				User Interface	
Size	Document Number	Date		Rev	
Custom	Ezel CX MB LA-A001P	Wednesday, March 13, 2013		1.0	
				Sheet	38 of 64



HD Audio Codec- ALC3225 with Embedded Speaker Amplifier






MC74VHC1G08DFT2G_SC70-5
this circuit is used to power down external amplifier to prevent po noise during system transition




Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date		Date of EOP		Title	HD Audio Codec ALC3225X + ALC1001	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
						Ezel	CX MB LA-A001P	1.0
						Date:	Wednesday, March 13, 2013	Sheet 39 of 64





R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB



Headphone Out/Mic Combo (Noraml-Open Type)





Dr-Bios.com



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date		Date of EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Custom	
				Ezel_CX MB_LA-A001P	
				Date:	Wednesday, March 13, 2013
				Sheet	41 of 64


Dr-Bios.com

TPM on board solution (INFINEON)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/13	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Ezel CX MB_LA-A001P
				Date:	Wednesday, March 13, 2013
				Sheet	42 of 64
				Rev	1.0

Use Dual Load Switch for 3VS/5VS Power Supply




C615 and C616 are $\leq 4.7\mu\text{F}$ hence it is okay for APE8990GN3B


+1.5V to +1.5VS




+3VS to +3VSDGPU





+1.05VS_VTT TO +1.05VSDGPU



change to 270k for VGA sequence






Security Classification	2011/12/13	Compal Secret Data	Date of EOP	Compal Electronics, Inc.	
Issued Date	Deciphered Date			DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezei CX MB LA-A001P	1.0
				Date: Wednesday, March 13, 2013	Sheet 43 of 64



Dr-B



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	DCIN/PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	1.0
				Date:	Ezel M/B Schematics_LAA001P
				Sheet	44 of 64




For KB9012 OTP		
92°C	1.2V, Active	
56°C	2.255V, Recovery	

For KB9012 sense 10mΩ	Active	Recovery
65W	70W, 0.61V	54W, 0.46V
90W	96W, 0.63V	75W, 0.46V


CPU thermal protection at 92 degree C (shutdown)
Recovery at 56 degree C



PH202 under CPU bottom side :




Protection for reverse input



Rds(on) typ = 35mohm max
Vgs = 20V
Vds = 60V
Id = 250mA

max Power loss 0.22W for 90W; 0.12W for 65W system
CSR rating: 1W
VACP-VACN spec < 80.64mV

Rds(on) typ = 35mohm max
Vgs = 20V
Vds = 30V
ID = 7.7A (Ta=70C)




Vin Detector

	Min.	Typ	Max.
L-->H	17.28V	17.62V	17.96V
H-->L	16.91V	17.21V	17.53V

ILIM and external DPM

	Min.	Typ	Max.
	3.906A	4.006A	4.108A

For 4S per cell 4.35V battery



Design Notes

Range : 65 - 90W system, Support 3S and 4S battery
Battery discharge power support to 65W for 3S

Register Setting


- 0x12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke

Circuit Design


- ACOV, ILIM pull high voltage need base on EC VCC
- Use 7X7 choke and 3X3 MOSFET
Charge current 2A, for 4S1P (16650)
Power loss : 0.67W
Power density : 0.65

Protect function

- ACOV : ACDET voltage > 3.14V
- Charger timeout :
No communication within 175s(default)
- ACOV : 3.3 X Input current DAC setting
- CHGOCP : 3/4.5/6A based on current current setting
- BATOV : 103-106%
- BATLOW : 2.5V
- TSHUT : 155C
- IFAULT HI : 750mV (Default)
- IFAULT LOW : 150mV (Default)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date		
Custom	Ezel/M/B Schematics_LAA001P	1.0	Sheet 46 of 64		




Dr-Bios.com


Security Classification	2011/06/15	Compal Secret Data	Date of EOP	Title
Issued Date	Deciphered Date			+3VALW/+5VALW
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number Rev 1.0
Date: Wednesday, March 13, 2013				Sheet 47 of 64



2012/12/2




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 1.0
				Document Number	Ezel M/B Schematics_LAA001P
				Date:	Sheet 48 of 64



<43,48,50> SUSP



The RC value (PC10 and PR7) need fine-tune if need



$V_{FB} = 0.704V$
 $V_o = V_{FB} * (1 + PR116 + PR118 / PR119) = 1.05V$
 Freq= 266-314KHz , 290KHz (typ)

+1.05VS
 $I_{peak} = 15.37A$; $I_{ocp} = 18.44A$; $I_{max} = 10.76A$
 $1/2\Delta I = 1.71A$ (F=290K Hz)
 choose PR603=75Kohm
 $R_{ds(on)} = 5m\ ohm(max)$; $R_{ds(on)} = 4.2m\ ohm(typical)$
 $I_{ocp} = I_{limit} + 1/2\Delta I = 18.88 \sim 26.4A$



2012/12/02

UMA Ipeak value equal to discrete

Dr-Bi

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.05VS_VTTT Size: Custom Document Number: Ezel M/B Schematics_LAA001P Rev: 1.0
				Date: Sheet 49 of 64

VID [0]	VID [1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V




<33,37,43,46,48,49> SUSP#

<43,48,49> SUSP

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	VCC_SAP/1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Sheet	50 of 64
Custom	Ezel M/B Schematics_LAA001P	Rev		1.0	


Layout Note
SVID routing
 1. Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date.
 2. SVID spacing requirement is 18mils(0.475mm).
 3. Maximum total microstrip routing length of each SVID signal must not exceed 600mils(152.4mm).
 4. The SVID bus must be ground reference, It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
 5. Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
 6. When SVID signal changes Layer, GND return path may be changed also. We need add GND via for GND reference.



Layout Note
Reduce Acoustic Noise
 1. The AL bulk capacitor of B+ should be very close to CPU_CORE MOSFET.
 2. Input ceramic caps must place on symmetry same location on top side and bottom side.

VDD source use +5VS and PGOOD source use +3VS
 Please confirm power on and down sequence, make sure VGATE after CPU_CORE on.





OCP setting=39.9~44.99A



PL701 PL702 Footprint用SH00000HQ00代替, 因為SH00000NM00_R22为2PIN 2012/07/05

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date		CPU_CORE/VGFX_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Ezel M/B Schematics_LAA001P
				Date:	Rev 1.0
				Sheet	51 of 64

PWR Rule 17W@ULV(CR BGA1023_GT2) CPU2.9m GfX3.9m
CPU 330uF/9m *3, 22uF(0805) *12, 2.2uF(0402)*16
GFX 330uF/9m*2, 22uF(0805)*6, 10uF(0603)*6, 1uF(0402)*11
1.05V 330uF*2,10uF(0603)*10,1uF(0402)*26




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	CPU CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
Custom	Ezel M/B Schematics_LAA001P	1.0		Sheet 52 of 64	



+1.5VSDGPU
 I_{peak}=12.5A ; 1.2I_{peak}=15A ; I_{max}=8.75A
 1/2ΔI I=1.08A (F=290K Hz)
 PR1004=63.4Kohm
 R_{ds(on)}=5m ohm(max) ; R_{ds(on)}=4.2m ohm(typical)
 I_{ocp}=I_{limit}+1/2ΔI I=15.16~21.5A
 I_{ocp(min)}>1.2I_{peak}

2013/03/13


OVP 120 125 130%



The RC value (PC10 and PR7) need fine-tune if need



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/22	Deciphered Date	Date of EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Wednesday, March 13, 2013
				Sheet	53 of 64



+VGA_CORE
 N14P-GT
 Vmin=0.6V
 Vmax=1.2V
 Vboot=0.9V
 Vstep=6.25mV
 N=96
 FPWM=1.125MHz
 Tdmin=9.26ns

PR1209=20K
 PR1208=20K
 PR1210=2K
 PR1212=18K
 PR1211=0K
 PC1208=2.7nF

Thermistor near MOSFET
 trigger point 110 degree C.

N14P-GT 35W
 Ipeak=45A
 Imax=31.5A
 Iocp=80A
 Fsw=450KHz
 bulk cap 330uF 9m * 5

MDU1511, Rds(on) (typ)=2.7mohm
 , Rds(on) (max)=3.3mohm


10x10x4 SH00000NM00

10x10x4 SH00000NM00

for EMI


Security Classification			Compal Secret Data			Title			
Issued Date			Deciphered Date			Date of EOP			
2011/12/05						Wednesday, March 13, 2013			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Compal Electronics, Inc. VGA COREP			
Size		Document Number		Rev		Date		Sheet	
				1.0		54		of 64	

+VGA_CORE Under VGA Core




GB4-128
Under
4.7uF_0603_10pcs
0.1uF_0402_4pcs
Near
47uF_0805_1pcs
22uF_0805_1pcs
4.7uF_0805_5pcs

+VGA_CORE Near VGA Core




+VGA_CORE




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Size		VGA_CORE CAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	1.0	
Date:	Wednesday, March 13, 2013	Sheet	55	of	64		

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Acoustic noise	3V 5V light load efficiency improvement		3V/5V	1.Add 2pcs 1K_0402_5% (PR412 PR413) 1pcs 4700P_0402_25V7K (PC425) 1pcs 0.047U_0402_25V7K (PC426) 2.Add 4.7u 0402 6.3V6M (PC401)	01/03	EVT
2	Silergy update revision	3V 5V enable control for Rev0.7. But un-pop.		3V/5V	Add un-pop 2pcs 0402 resistors (PR415 PR414)	01/03	EVT
3		UMA SKU VGA_CORE IC un-pop		VGA	PU1201 change to VGA@	01/03	EVT
4		Reduce part count		VGA	Change to R-short (PR1211 PR1204 PR1206 PR1215)	01/03	EVT
5		DFB: PC1305 PC1304 PC1303 PC1301 too close.		VGA	330U_2.5V_M_SF000002Z00 change to 330U_D2_2V_Y_SGA20331E10 (PC1305)	01/03	EVT
6		EMI risk fot CPU/GFX H-Side		CPU	Change 2pcs 0_0603_5% (PR809 PR827)	01/03	EVT
7		The modify values for CPU transition test		CPU	1. 422_0402_1% change to 604_0402_1% (PR807) 2. 0.22uH_SH000000200 change to 0.36uH_SH000000J00 (PL803)	01/03	EVT
8		modify charger current to meet battery charge time.		Charger	0.02_1206_1%_SD00000S110 charger to 0.01_1206_1%_SD00000K820	01/10	EVT
9		AC Mode no rest function		3V/5V	Del PQ401 2N7002KW_SOT323-3	02/18	DVT
10		VRAM efficiency improvement		1.5VDGPU	1.PQ1002 AON7702A_SB00000T600 change to MDU1512RH_POWERDFN56-8-5_SB00000SY00 2.PQ1001 AON7408L 1N DFN_SB00000H800 change to MDV1525URH 1N PDFN33-8_SB00000S600	02/18	DVT
11		When pwm IC shutdown on S0, EC could detect SLP_S5#, but cannot detect PCH was no power.		3V/5V	PR416 add 100K_0402_5%_SD028100380	02/18	DVT
12		The discharge time may cause GC6 entry/exit quickly fail, worry about the off time too long problem cause the GC6 fail.		VGA	PR1228 add un-pop 22_1206_5%_SD001220A80 PQ1207 add un-pop 2N7002KW_SOT323-3_SB000009Q80	02/18	DVT
13		The 5VALW will fast than 3VALW and the rising time will under 2mS.		3V/5V	PC426 4700P_0402_25V7K_SE075472K80 change to 0.01U_0402_25V7K_SE075103K80 PC425 0.047U_0402_25V7K_SE00000MJ00 change to 6800P_0402_25V7K_SE075682K80	02/18	DVT




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Customer	Ezel M/B Schematics_LAA001P
				Date:	Sheet 56 of 64

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
14		VCIN1_function		OTP	1.90W@ PR225 3.3K_0402_1%_SD00000GW80 change to 6.19K_0402_1%_SD034619180 2.65W@ PR225 1.02K_0402_1%_SD034102180 change to 1.91K_0402_1%_SD000009080 3.PR207 10K_0402_1%_SD034100280 change to 60.4K_0402_1%_SD034604280	02/18	DVT
15		VGA enable sequence for NV suggest.		VGA	PR1003 22K_0402_1%_SD034220280 change to 30K_0402_1%_SD034300280 PR1201 22K_0402_1%_SD034220280 change to 39K_0402_1%_SD034390280	02/18	DVT
16		VRAM voltage change to 1.35V.		1.5VDGPU	PR100911.5K_0402_1%_SD034115280 change to 9.31K_0402_1%_SD034931180 PR1004 137K_0402_1%_SD034137380 change to 63.4K_0402_1%_SD03463K280 PR318 499K_0402_0.1%_SD00000U380 change to 499K_0402_1%_SD034499380	03/13	PVT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date		Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
				Rev	1.0
				Date:	
				Sheet	57 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
1	33	HW	12/27/2012	Customer	To reserve DP++ circuitry to support dual-mode	reserve placeholder of Q46, Q48, Q49, R499, R501	Rev02
2	33	HW	12/27/2012	Compal	output from mDP connector cannot be normally transition	change R389 from 100k to 10k	Rev02
3	33	HW	12/27/2012	Compal	for safety concern	a. change U29 from AP2330W-7 to RB491D-YS b. also reserve one jump, J11, then track DVT result	Rev02
4	39	HW	12/27/2012	Compal	change PU domain for LID_SW#	change PU domain of R361 from +3VALW to +3VALW_EC	Rev02
5	39	HW	12/27/2012	Customer	remove LAN board	remove JLAN1, add JPWR1(A020419-SAHR22, the same as JBL1)	Rev02
6	39	HW	12/27/2012	Compal	add NPI test on/off button on M/B	add SW6	Rev02
7	39	HW	12/27/2012	Compal	update driving circuit for buzzer	add R519 and Q6	Rev02
8	33	HW	12/28/2012	Compal	recommandation from vendor	follow AE's comment, put the back drive current protection FET, Q16, between IC and connector	Rev02
9	34	HW	12/28/2012	Compal	recommandation from vendor	follow AE's comment, change R338 from 100k to 0ohm, and base on DVT's test result to see if okay to remove it or not	Rev02
10	9	HW	12/28/2012	Compal	ME height limit, caused by click-pad structure	remove C82, then reserve placeholder for C689 and C690	Rev02
11	38	HW	12/28/2012	Compal	to prevent back drive from WLAN module, change the PU power domain from 3VALW to 3V_WLAN	connect 3V_WLAN to R379 then move this component to the page related WLAN	Rev02
12	38	HW	12/28/2012	Compal	to avoid 0.02V leakage voltage on 3VS	change the connection direction of Q24A	Rev02
13	38	HW	12/28/2012	Compal	update board ID for DVT build	stuff R384(100k) and change R388 to 8.2k	Rev02
14	14, 38	HW	12/28/2012	Customer	LAN/B request had been cancelled by customer	1. delete the connection of LAN_PWR_EN and EC_PME# 2. remove C628, C530, C682, C629 and JLAN1 3. remove C173 and C174	Rev02
15	38	HW	12/28/2012	Compal	no PU for Home-Key related signals	add RP45 for I2C and INT# signals to PU to 3VALW_EC	Rev02
16	38	HW	12/28/2012	Compal	wrong control signal for buzzer	swap pin connection for BT_ON# and BUZZ#	Rev02



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
Date:		Rev	1.0	Sheet	58 of 64


Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
17	38	HW	12/28/2012	Compal	no PU for volume tuning button	PU VOL_UP# and VOL_DOWN# to 3VS by RP45 and RP44 respectively	Rev02
18	32	HW	12/28/2012	Compal	1. abnormal display via redriver board 2. to solve the probelm without any gauge increased	add R521 and C129, then connects PIN27 fo JEDP1 to 3VS, this solution is only for cable which need to pass via re-drvier board	Rev02
19	38	HW	12/28/2012	Compal	for keyboard back light auto-negotiation	swap the pin connected for EC_SPOK and KB_BKL	Rev02
20	17	HW	12/28/2012	Compal	to reduce 0-ohm usage	1. remove R488 and R485 becuase GC6 is ready 2. remove R489 and R490 because GC6 is ready	Rev02
21	13	HW	12/30/2012	Compal	for long-term solution, use 64Mb to replace 32Mb+16Mb	change U18 as 8MB ROM part, and only reserve placeholder for U19	Rev02
22	14	HW	12/30/2012	Compal	to pervent potential back drive from PCH	correct PU domain for OC6# from 3VS to 3VALW_PCH	Rev02
23	20	HW	12/30/2012	Compal	to reduce 0-ohm usage	change R480 to J16 and change R78 to J17	Rev02
24	39	HW	12/30/2012	Compal	to reserve power source from 3VLP for LID	add R522 and R523	Rev02
25	39	HW	12/30/2012	Compal	short-term solution for battery no output with PMOS	add R376 and R299	Rev02
26	13	HW	01/03/2013	Compal	to trial-run single 8MB SPI ROM	add R300, R301, R302 and R303 and only stuff R302 and R303	Rev02
27	35	HW	01/03/2013	Compal	add PU resistor for A4 EC's GPIO5B's pin type	Add R393 as PU resistor, PU to 3VS_WLAN	Rev02
28	42	HW	01/03/2013	Compal	hole with diameter 6mm do not need screw hole footprint	remove H5	Rev02
29	33	HW	01/07/2013	Compal	change the CFG pin of Lightning-Bolt from 2 PMOS to 1 2 in 1 NMOS and one single channel NMOS	delete Q17 and Q18, then add Q50 and Q47	Rev02

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
Date:		Sheet	59	of	64
		Rev	1.0		

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
30	33	HW	01/07/2013	Compal	to reduce the usage of 0-ohm	replace R309 and R310 by jumps (J11 and J12)	Rev02
31	38	HW	01/07/2013	Compal	change the power domain of EC	connects EC power from +3VALW to +3VLP, stuff R513 and also change the power domain of lid switch as EC--> stuff R522	Rev02
32	6	HW	01/07/2013	Compal	for known issue from DM meeting about RST_GATE#	change R520 from 0-ohm to 100k	Rev02
33	32	HW	01/07/2013	Compal	to reduce EDP cable's gauge	add R521 and C129 to replace HPD signal by +LCDVDD, but still reserve R298 and R391 as back-up	Rev02
34	20	HW	01/07/2013	Compal	default as no Erp Lot 6 concern for PCH power	remove R479	Rev02
35	13	HW	01/07/2013	Compal	SPI uses single device topology	remove R67 and RP12	Rev02
36	39	HW	01/07/2013	Compal	no need to PU twice for LID_SW#	remove R400	Rev02
37	33	HW	01/07/2013	Compal	PU LB_RST when not in debug mode	add R324 with 47k	Rev02
38	18	HW	01/15/2013	Compal	to identify SKUs have TPM solution or not	after aligning with SW team, add R116 and R118 for DVT	Rev02
39	39	HW	01/15/2013	Compal	let lid swich has the same power domain as EC	stuff R522, and de-pop R523	Rev02
40	33	HW	01/17/2013	Compal	update the config1 and config2 control circuit	remove Q50, Q47 and R390 and replaced by Q36 and Q38	Rev03
41	33	HW	01/29/2013	Compal	to reduce 0-ohm usage	remove R316 and R317	Rev03
42	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove SW1	Rev03
42	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove LED3 and R318	Rev03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
Date:		Sheet	60	of	64
		Rev	1.0		

Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
43	33	HW	01/29/2013	Compal	to remove placeholder for depop. components	remove R375--> back-dirve just depends on the configuration of external device. for this unexpected situation, we need to keep protect FET present	Rev03
44	33	HW	01/29/2013	Compal	to reduce components which might interfered by RF frame	remove R400, R517 and change R522 and R523 to 0402 size	Rev03
45	32	HW	01/30/2013	Compal	ESD test fail	add C446 (22p capacitor) close to sensor connector for ESD	Rev03
46	13	HW	01/30/2013	Compal	8MB SPI ROM ready	change BOM structure of R75 and R76 to "@"	Rev03
47	38	HW	01/30/2013	Compal	normally update board ID for PVT PCB	change R338 from 8.2k to 18k	Rev03
48	40	HW	01/31/2013	Compal	no need to connect BEEP# from EC	depop R422 first then track PVT result	Rev03
49	41	HW	02/01/2013	Compal	no too many problems from EC, change EC power domain to +3VLP	change R513 to short pad	Rev03
50	44	HW	02/03/2013	Compal	for VGA sequence	R469 change from 47k to 270k	Rev03
51	18	HW	02/03/2013	Compal	ESD test fail	add C472, 0.1uF, on mSATA_DET# and close to PCH	Rev03
52	33,34	HW	02/05/2013	Compal	for cost saving and USB safety concern	add U38 (USB power switch) and C526 change R338 from 0-ohm to 100-ohm for discharge circuit replace C457 by C691 and C692 then stuff one of them remove Q19, Q20, R333, R447, Q45, U31, R337, R334, R476 change connection of LB_CHARGE_OFF to test point only	Rev03
53	42	HW	02/05/2013	Compal	request from ME	change H18 from 3P0 to 4P5	Rev03
54	32,38	HW	02/05/2013	Compal	no need to support wake-up function by home-key	change power to home key from +3VALW to +3VS, change PU domain for home key related signals to +3VS	Rev03
55	39	HW	02/05/2013	Compal	to prevent worse contact for safety screw hole	change H9 footprint to CLIP_SHAPE8P5X7P0-S	Rev03




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel M/B Schematics_LAA001P	1.0
Date:				Sheet	61 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
56	9	HW	02/05/2013	Compal	to reduce depop. components	remove C93, C689, C128, C109, C110, C123, C125, C407, C467, C470, C471, R92, C502, C500, R365, C524, C536, C592, C542, C560, C658, C659, C660, C661, C664, R70, R71, R111, R117 change to stuff C111, C112, C126	Rev03
57	34	HW	02/05/2013	Compal	for part count reduction, idea from EC	depop R393, R344 and Q23 first then track PVT result	Rev03
58	36	HW	02/06/2013	Compal	to avoid assembly interfere	remove C504	Rev03
59	36	HW	02/06/2013	Compal	to reduce 0-ohm usage	change R407, R408 and R409 from 0-ohm to R-Shotr	Rev03
60	35	HW	02/06/2013	Compal	add Frame for RF, for USB 3.0 signal noise	add CLIP1	Rev03
61	20	HW	02/18/2013	Compal	to reduce system power under S4/S5	stuff Q39 and U28 for 3V/5V PCH power	Rev03
62	38	HW	02/18/2013	Compal	reset battery is defined and toggled only by battery only & and change the design circuit to prevent battery no output caused by PMOS	del Q28, R403 and D29 add R390, 100k and PU to +RTCVC remove C533	Rev03
63	43	HW	02/18/2013	Compal	after checking VGA sequence, discharge circuit is not needed for 3VSDGPU	no stuff R461 and Q34	Rev03
64	14	HW	02/18/2013	Compal	for part count reduction	remove R515 and let SMB_ALERT# connect to RP16	Rev03
65	36	HW	02/18/2013	Compal	to avoid components' interfere	no stuff C593, C581, C575, C578, C579, C580	Rev03
66	38	HW	02/18/2013	Compal	to correct switch button type	remove SW6	Rev03
67	40	HW	02/18/2013	Compal	to solve the not balance volume output from R/L speaker	change R434 from 1k to 1.2k	Rev03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	
				PIR-HW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel M/B Schematics_LAA001P	1.0
Date:				Sheet	62 of 64

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
68	38	HW	02/18/2013	Compal	not request from EMC and no reason to keep	no stuff C531	Rev03
69	32	HW	02/18/2013	Compal	to avoid unstable configuration for HPD cause anything wrong	stuff R298 and R391, then depop. R521 and C129	Rev03
70	40	HW	02/23/2013	Customer	to avoid too large deviation cause problems for speaker volume	keep resistance of R434,R437,R426,R429 as before but change the tolerance from 5% to 1%	Rev03
71	4, 6	HW	03/10/2013	Customer	to improve thermal problem and base upon request from our end-customer, change PEG CFG to 8X	depop C1, C2, C3, C4, C5, C6, C7, C8, C17, C18, C19, C20, C21, C22, C23, C24, C33, C34, C35, C36, C37, C38, C39, C40, C49, C50, C51, C52, C53, C54, C55, C56 add R27 and R28 for PEG CFG to strap to 8-Lane	Rev10
72	34	HW	03/10/2013	Customer	cancel the request to for IOAC supported	add J18 then depop. C468 and U33	Rev10
73	33	HW	03/10/2013	Comapl	to prevent HD3SS2521 only works on DP mode after system cold-boot	swap pin-3 and pin-4 of Q48A	Rev10
74	39	HW	03/11/2013	Comapl	to prevent pop noise	add U25, R294 and R87	Rev10
75	33	HW	03/12/2013	Comapl	follow TI AE's recommendation	chagne R320 to 100k and remove R319 then connected the signal directly	Rev10
75	32	EMI	03/12/2013	Comapl	to fix EMI solution and remove unnecessary items	del R293, R297 and L13 then pass the signal directly del R304, R305 and L14 then pass the signal directly del R410, R412, R413, R414 then pass the signals directly del R430, R431, R435, R436 then pass the signals directly del R440, R445, R447 then pass the signals directly	Rev10
76	32	ESD	03/12/2013	Comapl	request from ESD	change R446 from 22p to 100p	Rev10
77	32	ESD	03/12/2013	Comapl	to fix ESD solution and remove unnecessary items	remove D30, D31, D32, D33	Rev10



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Ezel M/B Schematics_LAA001P
Date:		Sheet	63	of	64
		Rev	1.0		

Item	Page #	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
1	22, 44	HW	01/23/2013	Compal	to meet VGA sequence	1.change R154 to 10k 2.change R469 to 270k	Rev02
2	27~30	HW	01/23/2013	Compal	to reduce 0.1uF usage for VRAM	de-pop C303,C306,C331,C334,C357,C370,C394,C395	Rev02
3	22, 23	HW	01/23/2013	Compal	to reduce 0 ohm usage	change R153,R177,R178 to R-short	Rev03
4	22, 24	HW	01/23/2013	Compal	to reduce part count	1.change R137,R139,R140,R141 to RP46 2.change R142,R180,R181,R269 to RP47 3.remove R149	Rev03
5	22	HW	01/23/2013	Compal	simplefy GC6 function circuit	1.change to Diode for GC6_CLAMP_MON remove R509,R268,Q43,Q44B. add D7, R360 2.change Q44A to Q45(single MOS)	Rev03
6	27~30	HW	02/02/2013	Compal	to reduce de-pop part count	1.De-pop C296,C361,C386 and pop C311,C362,C376 for 10uF. 2.remove C296, C297, C303, C306, C312, C326, C331, C334, C336, C337, C348, C357, C361, C363, C370, C386, C387, C388, C394, C395.	Rev03
7	24	HW	02/23/2013	Compal	for thermal issue	downgrade the frequeceny by change R174 from 24.9k to 34.8k	Rev03

Dr-B...com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	PIR-HW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Ezel M/B Schematics_LAA001P	1.0
Date:				Sheet	64 of 64