


SKI2 Schematics for SKL-U Platform pre Rev 2.0

BLOCK DIAGRAM

- 01. Block Diagram
- 02. GPIO Setting
- 03. CPU(1)_DDI/eDP
- 04. CPU(2)_LPDDR3
- 05. CPU(3)_+VCCCORE
- 06. CPU(4)_+VCCGT
- 07. CPU(5)_+VDDQ/IO/SA
- 08. CPU(6)_CPU GND
- 09. CPU(7)_CFG/RSVD
- 11. Alpine Ridge_TBT
- 12. Alpine Ridge_Power
- 13. CC_Logic_TPS65982
- 14. USB Type_C
- 16. LPDDR3(1)_MEMORY DOWN
- 17. LPDDR3(2)_MEMORY DOWN
- 18. LPDDR3(3)_CA/DQ Voltage
- 20. PCH(1)_SPI/LPC
- 21. PCH(2)_ISH/GPIO
- 22. PCH(3)_HDA/SDIO
- 23. PCH(4)_USB/PCIE/SATA
- 24. PCH(5)_CLK/RTC
- 25. PCH(6)_POWER MANAGEMENT
- 26. PCH(7)_POWER
- 28. PCH(9)_SPI/SMB
- 30. EC_IT8587E/FX
- 31. EC_IT8587E/FX_KB/TP/KBBL
- 32. RST_Reset Circuit
- 36. ALC255_Combo Jack,SPK,DMIC
- 44. Debug CONN
- 45. CRT(1)_eDP,CAMERA,TSN
- 48. HDMI OUT
- 50. THERMAL / FAN
- 51. NGFF PCIE/SATA SSD x2
- 52. USB 3.0/Sleep Charge IC
- 53. NGFF PCIE WLAN/BT
- 57. Discharge
- 58. SHB_Sensor Hub
- 60. DC_DC/BAT CONN
- 62. TPM NPCT650
- 64. IO Board
- 65. ME_CONN / Skew Hole
- 68. BYPASS EC SEQUENCE
- 69. Power Switch/Lid Switch
- 80. POWER_VCORE for U22
- 81. POWER_SYSTEM
- 82. POWER_+1.0VSUS
- 83. POWER_DDR & VTT_UMA
- 84. POWER_1.8VSUS
- 88. POWER_CHARGER
- 89. POWER_AC_PD_WC Input
- 90. POWER_DETECT
- 91. POWER_LOAD SWITCH
- 92. POWER_PROTECT
- 93. POWER_SIGNAL
- 94. POWER_FLOWCHART
- 97. System History



Dr-Bios.com


EC GPIO Use As Signal Name

EC GPIO Use As Signal Name



Dr-Bios.com

PEGATRON Title : GPIO Setting	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Engineer: Dep.3/Sec.3
Size	Project Name
C	P3HCJ
Date: Thursday, September 03, 2015	Rev 2.0
Sheet 2 of 100	

NIL Channel A[0..15]
NIL Channel A[32..47]
NIL Channel B[0..15]
NIL Channel B[32..47]





NIL Channel A[16..31]
NIL Channel A[48..63]
NIL Channel B[16..31]
NIL Channel B[48..63]




Controls reset to the memory subsystems, and is used on DDR1, DDR4 (not applicable to LPDDR).





Dr-Bios.com

PEGATRON Title CPU(3)_+VCCORE	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Engineer: Dep.3/Sec.3
Size C	Project Name P3HCJ
Date: Thursday, September 03, 2015	Rev 2.0
Sheet 5	of 100



Dr-Bios.com

PEGATRON Title : CPU(4)_+VCCGT	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Engineer: Dep.3/Sec.3
Size C	Project Name P3HCJ
Date: Thursday, September 03, 2015	Rev 2.0
Sheet 6	of 100







Table 5-1. Power Rail Requirements – Volume Segment – U-Line

Load switch (LS)	LS ENABLE	Load/Rail name	Imax (A)
≤ 65usec full load ready (Note 16)	SLP_S4#	VCC _{ST}	0.04
		VCC _{PLL} (VCC _{SFR})	0.12
≤ 65usec full load ready	SLP_S3# AND SLP_S0#	VCC _{IO}	3.0
		VCC _{STG}	0.04




16. VCCST ramp time can potentially be slowed than listed, depending on platform design. However, all timings documented in the PSS chapter must be met, specifically Tcpu_04

reference 543977_543977_SKL_PDDG_Rev0_91





Dr-Bios.com



6.4 Reset and Miscellaneous Signals

Table 6-8. Reset and Miscellaneous Signals


Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> 1 = (Default) Normal Operation; No stall. 0 = Stall. CFG[1]: Reserved configuration lane. CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> 1 = Normal operation 0 = Lane numbers reversed. CFG[3]: Reserved configuration lane. CFG[4]: eDP enable: <ul style="list-style-type: none"> 1 = Disabled. 0 = Enabled. CFG[6:5]: PCI Express* Bifurcation <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* CFG[7]: FEG Training: <ul style="list-style-type: none"> 1 = (default) FEG Train immediately following RESET# de-assertion 0 = FEG Wait for BIOS for training. CFG[19:8]: Reserved configuration lanes. 	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.















CPU PCIE TX



CPU Display Port




USB3.1 Conn




IF SOME OF GPIOs ARE NOT IN USE FOLLOW TABLE BELOW:

GPIO	TERMINATION	Power Rail
GPIO_0	10K PU	VCC3V3_LC
GPIO_1	10K PU	VCC3V3_LC
GPIO_2	100K PD	
GPIO_3	100K PD	
GPIO_4	10K PU	VCC3V3_LC
GPIO_5	10K PU	VCC3V3_LC
GPIO_6	100K PD	
GPIO_7	100K PD	
GPIO_8	100K PD	
POC_GPIO_0	10K PU	VCC3V3_TBT_SX
POC_GPIO_1	10K PU	VCC3V3_TBT_SX
POC_GPIO_2	100K PD	
POC_GPIO_3	100K PD	
POC_GPIO_4	10K PU	VCC3V3_TBT_SX
POC_GPIO_5	10K PU	VCC3V3_TBT_SX
POC_GPIO_6	100K PD	


PEGATRON Title : Alpine Ridge TBT
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 BG1HW2 Engineer: Dep.3/Sec.3
 Size C Project Name P3HCJ
 Date: Thursday, September 03, 2015 Sheet 11 of 100





- +3VS 3,4,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,57,58,62,64,91,92
- +3VSUS 4,13,21,24,25,26,28,30,31,53,62,64,68,81,84,92
- +3VSUS_SX 11
- +3VSUS_LC 11
- +3VS_S0 11
- +3VS_TBT 11
- VCC0V9_DP
- VCC0V9_PCIE
- VCC0V9_USB
- VCC0V9_CIO

Dr-Bios.com




- +5VSUS +5VSUS 52,64,81,84
- +3VSUS +3VSUS 4,12,21,24,25,26,28,30,31,53,62,64,66,81,84,92
- +VBUS_CONN +VBUS_CONN 89
- +USB_PD_IN +USB_PD_IN 89
- +3V3_FLASH +3V3_FLASH 11
- +3VSUS_SX +3VSUS_SX 11,12
- +3VSUS_LC +3VSUS_LC 11,12
- +3VS_S0 +3VS_S0 12

I2C Address	Resistance	I2C Unique
TPS65982	External	
Master 0	93.1k	0x00
Slave 1	156k	0x01
Slave 2	220k	0x02
Slave 3	280k	0x03
Slave 4	340k	0x04
Slave 5	402k	0x05
Slave 6	Open	0x06
Slave 7	Open	0x07

UART_TX
 UART serial transmit data. Connect pin to another TP865982 UART_TX to share firmware. Connect UART_RX to UART_TX when not connected to another TP865982.


DEBUG1/2/3/4
 Ground pin with between 1kΩ and 500Ω resistance when unused.

GPIO Pin	Mapping	Type	Function
GPIO0	I/O		Configured as Digital Cross-bar I/O or Unused
GPIO1	I/O		Configured as Digital Cross-bar I/O or Unused
GPIO2	In		Output power enable. Turns on VOUT_3V3.
GPIO3	In		Output power enable. Turns on VOUT_3V3.
GPIO4	I/O		Configured as HPD RX or HPD TX when PE Mode supported.
GPIO5	Out		Configured as HPD RX or Unused when PE Mode supported.
GPIO6	Out		5V Supply Enable (Driven High or High-Z, never Low)
GPIO7	Out(OD)		System Wake Signal (Open Drain, wire-Or'd to all Aces)
GPIO8	Out(OD)		Power Output FAULT# Indicator Signal (Open Drain). Indicates a fault has occurred in supervisory circuits (OV, OVP, UVP, TSD)







PEGATRON Title : CC Logic_TPS65982
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 BG1HW2 Engineer: Dep.3/Sec.3

Size C	Project Name P3HCJ	Rev 2.0
Date: Thursday, September 03, 2015	Sheet 13	of 100





A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
GND	RX1+	RX1-	Vbus	SBU2	D-	D+	CC2	Vbus	TX2-	TX2+	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1














Dr-Bios.com


LPDDR3 Channel A






M_A_CAA0	R1605	1	2	680Ohm
M_A_CAA1	R1606	1	2	680Ohm
M_A_CAA2	R1607	1	2	680Ohm
M_A_CAA3	R1608	1	2	680Ohm
M_A_CAA4	R1609	1	2	680Ohm
M_A_CAA5	R1610	1	2	680Ohm
M_A_CAA6	R1611	1	2	680Ohm
M_A_CAA7	R1612	1	2	680Ohm
M_A_CAA8	R1613	1	2	680Ohm
M_A_CAA9	R1614	1	2	680Ohm
M_A_CAB0	R1615	1	2	680Ohm
M_A_CAB1	R1616	1	2	680Ohm
M_A_CAB2	R1617	1	2	680Ohm
M_A_CAB3	R1618	1	2	680Ohm
M_A_CAB4	R1619	1	2	680Ohm
M_A_CAB5	R1620	1	2	680Ohm
M_A_CAB6	R1621	1	2	680Ohm
M_A_CAB7	R1622	1	2	680Ohm
M_A_CAB8	R1623	1	2	680Ohm
M_A_CAB9	R1624	1	2	680Ohm
M_A_DIMO_ODT0	R1629	1	2	80.6Ohm
M_A_DIMO_CS#0	R1628	1	2	80.6Ohm
M_A_DIMO_CS#1	R1627	1	2	80.6Ohm
M_A_DIMO_CKE#0	R1625	1	2	80.6Ohm
M_A_DIMO_CKE#1	R1626	1	2	80.6Ohm
M_A_DIMO_CKE#2	R1625	1	2	80.6Ohm
M_A_DIMO_CKE#3	R1626	1	2	80.6Ohm
M_A_DIMO_CKE#4	R1625	1	2	80.6Ohm
M_A_DIMO_CKE#5	R1626	1	2	80.6Ohm
M_A_DIMO_CLK#0	R1630	1	2	37.4Ohm
M_A_DIMO_CLK#1	R1631	1	2	37.4Ohm
M_A_DIMO_CLK#2	R1632	1	2	37.4Ohm
M_A_DIMO_CLK#3	R1633	1	2	37.4Ohm



Variant Name: PEGATRON Title: (1) MEMORY DOWN
 BG1 Engineer: Dep.3/Sec.3
 Size: Project Name: P3HCJ Rev: 2.0
 Date: Thursday, September 03, 2015 Sheet: 16 of 100



LPDDR3 Channel B



LPDDR3 Vref









Figure 4-46. SKL U and SKL Y LPDDR3 x32 Memory Down V_{REF-DQ} and V_{REF-CA} Overview




Notes:
 - Ohm +/- 1%
 - nF

Dr-Bios.com




MOW WWS2
To enable Direct Connect Interface (DCI), a 150k pull up resistor will need to be added to PCH07H pin. This pin must be low during the rising edge of RSMRST#.

Dr-Bios.com



External SensorHub
Touch pad





	PCB_ID1 (GPP_C14)	PCB_ID0 (GPP_C13)
Non-FingerPrint	0	0
FingerPrint	1	1

R1.3 set as P3 default


	MEM_ID0 (GPP_B15)	MEM_ID1 (GPP_B16)	MEM_ID2 (GPP_B17)	MEM_ID3 (GPP_B18)
Hynix 1600 8G	0	0	0	0
Samsung 1600 8G	0	1	0	0
Hynix 1600 4G	0	0	1	0
Samsung 1600 4G	0	1	1	0


R1.3 NO USE IN P3PCJ Default Low




GSP0_MOSI / GPP_B18 - Internal weak pull down 20k ohm
0 : Disable No Reboot mode(default)
1 : Enable NO Reboot Enable mode
Default is GPQ, to reserve pull high to +3VSUS_ORG

R1.3 NO SWAP requirement GPP_D15 floating






940432
01V010000015









SPKR - Internal weak pull down
 0 : Disable TOP Swap mode (default)
 1 : Enable Top Swap Enable
 Default is GPO, to reserve pull high to +3VSUS_ORG



HDA_SDO - Internal weak pull down
 FLASH_DESCRIPTOR_SECURITY_OVERRIDE
 0 : Enable security measure defined in the Flash Descriptor
 1 : Disable Flash Descriptor Security




Dr-Bios.com

PEGATRON Title : PCH(3)_HDA/SDIO	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Engineer: Dep.3/Sec.3
Size C	Project Name P3HCJ
Date: Thursday, September 03, 2015	Rev 2.0
Sheet 22	of 100



Dr-Bios.com

- +3VSUS_ORG 20,21,22,23,26
- +VCC_RTC 24,26,36
- +VCCDSW 26,30
- +VCCST_CPU 3.5,7,9,32
- +3V 31,53,57,58,64,91
- +3VSUS 4,12,13,21,24,26,28,30,31,53,62,64,66,81,84,92




Dr-Bios.com


Table 10-5. SKL U / SKL Y PCH-LP
VCCMPHY_1p0 Icc Adder Per HSI0 Lane

Icc (A)	Details
0.064	All HSI0 disabled.
0.154	Each PCIe Gen3 Lane
0.102	Each PCIe Gen2 Lane
0.132	Each USB3 Port
0.099	SSIC
0.044	GBE Port
0.132	Each SATA Gen3 Port

SATA Gen3 Port X10
PCIe Gen2 Lane X1
USB3 Port X2
All HSI0 disabled (basic consumption)
=0.154x10+0.102x0.132x2+0.064 = 1.97A




- +3VS +3VS 3,4,12,20,21,22,23,24,30,31,32,36,44,45,48,50,51,53,57,58,62,64,91,92
- +12VS +12VS 31,48,50,57,91
- +3VSUS +3VSUS 4,12,13,21,24,25,26,30,31,53,62,64,68,81,84,92
- +3VA_EC +3VA_EC 30,32
- +3VM_SPI +3VM_SPI
- +12VSUS +12VSUS 81,91




15WW06 MOW Pull-up Resistors on SPI_IO2 and SPI_IO3 are no longer needed

WW48MOW(ES Sample):
 In Skylake Platform Design Guides (PDG) under "Platform Debug & Test Hooks" chapter, HOOK[3] pin from XDP/CMC header needs to be routed to PCH SPI0_MOSI pin. The termination resistor can be a value from 1K to 3K ohm pull up to Always rail (not Core rail) with voltage value from 0.9V to 3.3V. This will ensure PCH hardware straps are not overridden unintentionally and cause boot issues.




PCH SMBus

PCH



EC


PCH



Dr-Bios.com

PEGATRON Title : PCH(S) SPI,SMB	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Engineer: Dep.3/Sec.3
Size	Project Name
C	P3HCJ
Date: Thursday, September 03, 2015	Sheet 26 of 100


+VCCST_CPU ○ =VCCST_CPU 3.5,7,9,25
 +3VA_EC ○ =3VA_EC 28,30
 +3VS ○ =3VS 3,4,12,20,21,22,23,24,28,30,31,36,44,45,48,50,51,53,57,58,62,64,91,92



Dr-Bios.com

PEGATRON Title : RST_Reset Circuit		PEGATRON PROPRIETARY AND CONFIDENTIAL	
BG1/HW2	Project Name	Engineer: Dep.3/Sec.3	Rev
C	P3HCJ		2.0
Date: Thursday, September 03, 2015	Sheet	32	of 100


DEBUG CARD CONN.



PEGATRON Title : DEBUG CONN.		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW2	Engineer: Dep.3/Sec.3	
Size B	Project Name P3HCJ	Rev 2.0
Date: Thursday, September 03, 2015		Sheet 44 of 100


Dr-Bios.com

eDP





This connector spec is too similar to the other VX part, so is not allowed to apply VX part number by CE team.

- +3VS 3,4,12,20,21,22,23,24,28,30,31,32,36,44,48,50,51,53,57,58,62,64,91,92
- +5VS 31,36,48,50,57,64,80,91
- +AC_BAT_SYS +AC_BAT_SYS 80,81,82,83,88





LCD VDDEN / +LED_VCC







Dr-Bios.com

HDMI






	Alpine Ridge	Carrizo Carrizo L
R4826	475ohm	499ohm (1% includes RDS-ON of FE1
R4833		





Dr-Bios.com

G709 Thermal Sensor



PWM FAN


FAN



Dr-Bios.com


NGFF socket M -- PCIe4 SSD1

PCIe8 Detect SATAGP1




NGFF socket M -- PCIe2 SSD2

PCIe12 Detect SATAGP2





USB 3.0 ports x 1




SEC. 3

USB 3.0 ports x 1 with Sleep & Charge Left_Down





WLAN/BT with NGFF socket E

+3VS +3VS 3,4,12,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,57,58,62,64,91,92



+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 2,4
Place 10uF near +3V_WLAN_WP1 source side.


+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 72,74.
Place 10uF near +3V_WLAN_WP1 source side.



Dr-Bios.com

Discharge Circuit








100ms --->100mV



PEGATRON		Title : DISCHARGE CKT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Size	Project Name	Engineer:	Rev
Custom	P3HCJ	<i>Dep.3/Sec.3</i>	2.0
Date: Thursday, September 03, 2015		Sheet	57 of 100

Sensor Hub


150511 Sensor Hub change to ITE solution
IT8350E-128/CX-002C, 0613-00PL000 (I2C)



DrBios.com

PEGATRON Title : SHB_Sensor Hub	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Doc ID: HW-REQ-022	Engineer: Dep-3/Sec-3
Site: P3HCJ	Rev: 2.0
Case: P3HCJ	Date: Thursday, September 03, 2015
Sheet: 68 of 100	


DC Jack WtoB CONN




+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC 28,30,32
+3VA_O	+3VA 21,24,30,31,36,53,57,64,69,81,93
+5VA_O	+5VA 64,81
+1.0VSUS	+1.0VSUS 26,82
+1.8VSUS	+1.8VSUS 9,26,84
+3VSUS	+3VSUS 4,12,13,21,24,25,26,28,30,31,53,62,64,68,81,84,92
+5VSUS	+5VSUS 13,52,64,81,84
+12VSUS	+12VSUS 28,81,91
+3V_O	+3V 25,31,53,57,58,64,91
+12V_O	+12V 91
+1.8V_O	+1.8V 36,57,91
+3V_O	+3V 3,4,12,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,57,58,62,64,91,92
+5V_O	+5V 31,36,48,50,57,64,80,91
+12V_O	+12V 28,31,48,50,57,91
+AC_BAT_SYS	+AC_BAT_SYS 45,80,81,82,83,88
+A/D_DOCK_IN	+A/D_DOCK_IN 89
+BAT_CON	+BAT_CON 88
+WCT_IN	+WCT_IN 89
+VCORE	+VCORE 5,80
+VCCGT	+VCCGT 6,80
+VCCSA	+VCCSA 7,80
+VCCIO	+VCCIO 3,7,9,91

Battery Connector

1211 change Battery CON




For Battery Reset



WCT_PWRGD is active low

Dr-Bios.com

TPM Power Sequence




NOTE: RESET# is LRESET#, SPI_RST# or SRESET#.

NOTE:


- 1) For TPM 1.2:
The TPM VSB pin must be connected to the system's standby voltage (existing at S3 power state).
- 2) For TPM 2.0:
It is recommended to connect the TPM VSB pin to the system's standby voltage to improve performance.
- 3) TPM VDD pins should be connected to the same power rail that feeds the Chipset LPC interface.
- 4) RESET# must be asserted for at least 5 msec after VSB power-up.
- 5) VSB may come up anytime before VDD power-up, but not after VDD power-up.
- 6) RESET# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.

TPM




2015.04.09 YenPin
Chipset Have Pulled High 10Kohm At PM_CLKRUN# and INT_SERIRQ

NOTE:
GPIO_IF[0..3] and PP are optional.
Leave them open if not used.




PEGATRON		Title : TPM CONN	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Dep.3/Sec.3	
Size A	Project Name P3HCJ	Rev 2.0	
Date: Thursday, September 03, 2015		Sheet 62 of 100	




I/O Board

MB Connector Pin Define





	P3HCJ/P4HCJ
1	+5VSUS
2	+5VSUS
3	+5VSUS
4	+5VSUS
5	SWAP_TD1
6	USB_PN4_20
7	USB_PP4_20_R
8	GND
9	GND
10	GND
11	USBP01_EN
12	USB_OC2#_PCH
13	+3VA
14	PWR_SW#
15	VOL_UP#
16	VOL_DOWN#
17	+3VS
18	+3VS_CR
19	+3VS_CR
20	USB_PN8_CR
21	USB_PP8_CR
22	GND
23	GND
24	GND



IO BD ID
 USB2.0
 PWR/VOL KEY
 Card Reader




Sensor Board




Camera

Touch PNL

SENSOR



LED Board




MB Connector Pin Define

	P3HCJ/P4HCJ
1	+5VSUS_LED
2	PWR_BLUE_LED#
3	PWR_ORG_LED#
4	GND
5	GND
6	CHG_BLUE_LED#
7	CHG_ORG_LED#
8	NC
9	+3VA_ALS
10	LID_SW#_TO

Charge LED

Power LED


LID SWITCH KB




Dr-Bios.com

PEGATRON Title : IO Board Conn.
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 BG1/HW2 Engineer: Dep.3/Sec.3
 Size A3 Project Name **P3HCJ** Rev 2.0
 Date: Thursday, September 03, 2015 Sheet 64 of 100


TOP CPU NUT




BOT ME NUT




A x1




B x1




F x2



M BOT x4




TOP x4



D BOT x2 Ex1 Gx1





N TOP x1





TOOLING HOLE




Lx1 Ox1



SC x 33+28




Dr-Bios.com




+3VSUS 4,12,13,21,24,25,26,28,30,31,53,62,64,81,84,92

For Intel power sequence requestment
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms

Delay By EC(2ms+ EC processing time (3ms~33ms))



For shut down Sequence
Tplt17 < 1us




For shut down Sequence Tplt17 < 1us
Due to PDG1.2 Figure 43-5. SYS_PWROK
drop after PM_SUSB# before CPU_VRON
to add this solution

PEGATRON		Title : POWER Sequence	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW2		Engineer: Dep.3/Sec.3	
Size B	Project Name P3HCJ	Rev 2.0	
Date: Thursday, September 03, 2015		Sheet	68 of 100


Dr-Bios.com

+3VAO --- +3VA 21,24,30,31,36,53,57,60,64,81,93
 +3VSUSO --- +3VSUS 4,12,13,21,24,25,26,28,30,31,53,62,64,68,81,84,92
 +3VSO --- +3VS 3,4,12,20,21,22,23,24,28,30,31,32,36,44,45,48,50,51,53,57,58,62,64,91,92

LID Switch - BL



PEGATRON		Title : Power SW Board	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW2		Engineer:	Dep.3/Sec.3
Size	Project Name		Rev
B	P3HCJ		2.0
Date: Thursday, September 03, 2015		Sheet	69 of 100



lin=3.25A

VCORE
 VID1 : 0.9V
 VBoot : 0V
 Iccmax = 29A
 PL2 TDC = 21A
 LL = 2.4mV/A
 OCP = 43.5A

VCCGT
 VID1 : 0.9V
 VBoot : 0V
 Iccmax = 31A
 PL2 TDC = 18A
 LL = 3.1mV/A
 OCP = 46.5A

VCCSA
 VID1 : 0.9V
 VBoot : 1.05V
 Iccmax = 4.5A
 PL2 TDC = 4A
 LL = 10.3mV/A
 OCP = 6.75A

+VCCGT

6 VCCGT_VCCSSENSE

The R8042 closes to L8001 for VCCGT

+AC_BAT_SYS

+VCCSA

+VCORE

+VCCSA


lin=2.6A

lin=0.9A

Iccmax=6A

Dr-Bios.com

+5V0 & +3V0 POWER SUPPLY



+5V0	
TDC	: 5.98A
Frequency	: 300KHz
PWR Cap.	: 100uF
Total Cap.	: 100uF
ESR	: 40mOHM

+3V0	
TDC	: 5.62A
Frequency	: 350KHz
PWR Cap.	: 100uF
Total Cap.	: 100uF
ESR	: 40mOHM

Variant Name: _____

PEGATRON Title: POWER_SYSTEM
PEGATRON PROPRIETARY AND CONFIDENTIAL


Engineer: Mike_Ke

Size	Project Name	Rev
Custom	P3HCJ	2.0

Date: Thursday, September 03, 2015 Sheet 81 of 96

Dr-Bios.com


+1.0VSUS POWER SUPPLY



+1V0	
TDC	: 6.37A
Frequency	: 500KHz
PWR Cap.	: 110uF

Dr-Bios.com


DDR & VTT POWER SUPPLY



Dr-Bios.com

1.8VSUS POWER SUPPLY

(Typ:1.816V ; Max:1.866V ; Min:1.767V)




+1.8VO:
Current : 0.67A
PWR Cap. : 10uF

<Variant Name>		
PEGATRON		Title : PAGE 84 POWER
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer:		Mike_Ke
Size	Project Name	Rev
B	P3HCJ	2.0
Date:	Thursday, September 03, 2015	Sheet 84 of 96

BQ24717_NVD3 BATTERY CHARGER

Adapter :2.37A/19V(45W)

RDSON:
Id: 8.8A
Typ:14.2m ohm
Max:17.5m ohm
H: 2mm



Discharge Current=60W/12V=5A

Battery:4S1P / 12V~17.6V

LG: ICHG=2.16A; pre-CHG <256mA
Panasonic: ICHG=1.657A




LG:Charger Voltage=17.2V
Panasonic:Charger Voltage=17.6V+-0.12V

RDSON:
Id: 6.8A
Typ:20m ohm
Max: 25m ohm
H: 0.9mm

Rdc:
Typ: 31m ohm
Max: 35m ohm
Idc: 6A/Isat: 13A
I₉₅: 5A

RDSON:
VGS: 4.5V, Id: -7A
Typ: 24.5m ohm
Max: 30m ohm
H: 1.95mm

94.04.14



~Variant Name~






PEGATRON Title: POWER_CHARGER	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Engineer: Mike_Ke	
Size	Project Name P3HCJ
Customer	Rev 2.0
Date: Thursday, September 03, 2015	Sheet 88 of 96

Dr-Bios.com


AC & USB_PD & Wireless Charger Detect

3 Input Switch Circuit

Size:3*3;Spec.:8.6A



BATTERY IN DETECT




<Variant Name>

PEGATRON		Title : POWER_DETECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Mike_Ke	
Size A	Project Name P3HCJ	Rev 2.0	
Date: Thursday, September 03, 2015	Sheet	90	of 96

Dr-Bios.com


SUSC#_PWR POWER



SUSC#_PWR POWER Control SUSB#_PWR POWER Control




SUSB#_PWR POWER



Dr-Bios.com

Title : POWER_LOAD SWITCH			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Mike_Ke	
Size	Project Name	Rev	
C	P3HCJ	2.0	
Date: Thursday, September 03, 2015			
Sheet		91 of 95	


POWER GOOD DETECTOR




<Variant Name>

PEGATRON Title : POWER_PROTECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Engineer: Mike_Ke	
Size Custom	Project Name P3HCJ
Date: Thursday, September 03, 2015	Sheet 92 of 96
	Rev 2.0

Dr-Bios.com




FOR POWER TEST






<Variant Name>

PEGATRON		Title : POWER_SIGNAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Mike_Ke	
Size Custom	Project Name P3HCJ		Rev 2.0
Date:	Thursday, September 03, 2015		Sheet 93 of 96

Dr-Bios.com




Power On Sequence Diagram G3-S0 KU.1 (non-Deep Sx)




Dr-Bios.com

POWER LED




Charger LED




Acer spec of power & charge LED: Blue/Orange


LID Switch



Charge LED
Power LED
LID SWITCH



TOOLING HOLE SCREW HOLE



MB Connector Pin Define


Pin	Signal
1	+5VA_CHGLED
2	CHG_BLUE_LED#
3	CHG_ORG_LED#
4	GND
5	GND
6	PWR_BLUE_LED#
7	PWR_ORG_LED#
8	+5VSUS_PWRL
9	+3VSUS_HALL
10	LID_SW#_13_KB
11	NC
12	NC

PEGATRON Title : LED Board
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 BG1/HW2 Engineer: Ricky Lee

Size	Project Name	Rev
B	P3HCJ	1.0


Date: Thursday, September 03, 2015 Sheet 101 of 110

Card Reader




Share Pin


SP1_I	SD_WP#_I
SP2_I	SD_D[1]_I
SP4_I	SD_D[0]_I
SP5_I	SD_CD#_I
SP6_I	SD_CLK_I
SP10_I	SD_CMD_I
SP12_I	SD_D[3]_I
SP13_I	SD_D[2]_I




Volume Up




Volume Down



PWR_SW



USB 2.0



Connector

SWAP_ID1

USB 2.0

PWR_SW

Volume

Card Reader

MB Connector Pin Define

Pin	Signal	SWAP_ID0	SWAP_ID1
R13	IO_BD with R13 MB	0	0
R13	IO_BD with R14 MB	0	1
R14	IO_BD with R13 MB	1	0
R14	IO_BD with R14 MB	1	1


Pin	Signal	SWAP_ID0	SWAP_ID1
1	+5VSUS1		
2	+5VSUS2		
3	+5VSUS3		
4	+5VSUS4		
5	SWAP_ID1		
6	+5VSUS5		
7	USB_PN4_20		
8	USB_PP4_20		
9	GND		
10	GND		
11	USB_PN4_EN		
12	USB_OC#_PCH		
13	+3V3		
14	PWR_SW#		
15	VOL_DOWN#		
16	+3V3		
17	+3V3		
18	+3V3		
19	+3V3		
20	USB_PN4_CR		
21	USB_PP4_CR		
22	GND		
23	GND		
24	GND		

PN:1218-02B000


PN:1218-02B000

PN:1218-02B000


e-Compass




Light Sensor



Accelerometer + Gyroscope



Paracter	Conditions	Typ.
I2C	AD0=0	1101000
	AD0=1	1101001



PEGATRON Title : **Sensor Board**
 PEGATRON PROPRIETARY AND CONFIDENTIAL
 BG1/HW2 Engineer: **Hank Zheng**

Size	Project Name	Rev
A3	P3HCJ	1.0

Date: Thursday, September 03, 2015 Sheet 103 of 110