


JV10-NL Block Diagram


Project code: 91.4HX01.001
 PCB P/N : 48.4HX01.0SB
 REVISION : SB



SYSTEM DC/DC RT8223 34	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A) 3D3V_S5 (6A)
SYSTEM DC/DC RT8209E 35	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 (7.5A)
SYSTEM DC/DC RT8209E 36	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (11A)
RT9026 35	
5V_S5	DDR_VREF_S3
RT9025 37	
3D3V_S5	1D1V_S5
RT9025 37	
3D3V_S5	CPU_VDDR
CHARGER ISL88731A 38	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC ISL6265AHR 33	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A VCC_CORE_S0_1 0~1.55V 18A VDDNB 0~1.55V 18A

Power on Sequence required:

- SB800:**
 1, +3.3VDUAL ramp before +1.1VDUAL
 2, +3.3V ramp before +1.8V
 3, +1.8V ramp before +1.1V
 4, +3.3V ramp before +1.1V
 5, +3.3VALW_R ramping down time > 300us
 6, 50uS <= All power rails except +3.3VALW_R <= 40ms
 7, 100uS <= +3.3VALW_R <= 40mS
- RS880:**
 1, 0 < (+3.3V) - (+1.8V) < 2.1
 2, +1.8V ramp before +1.1V
 3, +1.1V ramp before VCC_NB



USB

Pair	Device
0	USB1 (HS)
1	MINICARD1
2	NC
3	NC
4	Cardreader
5	USB2
6	USB3
7	Blue Tooth
8	NC
9	WECAM
10	NC
11	MINIC2 (3G sim)
12	MINIC2 (3G)
13	NC











PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

Dr-Bios.com

SV10-NL

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Table of Content</p>	
Size	Document Number
42	SV10-NL
Date:	Tuesday, January 05, 2010
Page:	2 of 42





71.09480.A03
2ND = 71.00880.A03
9LRS480, Wistron P/N??? 48Mhz

NB CLOCK INPUT TABLE


NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.



SEL_27 REF2	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA REF1	0*	100MHz differential spreading SRC clock
SEL_SATA REF1	1	100MHz non-spreading differential SATA clock
SEL_SATA REF2	0*	100MHz differential spreading SRC clock
SEL_HTT66 REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66 REF0	0*	100MHz differential HTT clock

CPU_CLK (200MHz)




SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CLKGEN ICS9LPRS480**

Size: **A3** Document Number: **SJV10-NL** Rev: **-1**

Date: Friday, January 29, 2010 Sheet 3 of 42





ASB2

71.TURON.B0U

Dr-Bios.com

SJV10-NL


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU HT LINK I/F (1/4)	
Title CPU HT LINK I/F (1/4)	Rev -1
Size A3	Document Number SJV10-NL
Date: Tuesday, January 26, 2010	Sheet 4 of 42

2D5V
Iomax=0.2A

Place near to CPU


IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



HDT Connectors

CPU_DBREQ#	1	TP109
CPU_DBRDY	1	TP102
CPU_TCK	1	TP105
CPU_TMS	1	TP104
CPU_TDI	1	TP106
CPU_TRST#	1	TP107
CPU_TDO	1	TP108







Dr-Bios.com

SJV10-NL







緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Control&Debug_(3/4)**

Size: A3	Document Number: SJV10-NL	Rev: -1
Date: Tuesday, January 26, 2010	Sheet: 6 of 42	




BOTTOM SIDE DECOUPLING






DECOUPLING between CPU and DIMMs
PLACE CLOSE TO CPU AS POSSIBLE

It's required to add two 10uF/0603 size for CPU VDDIO_SUS, move 2x180pf from under CPU ballout by Beker, Ben.



Wistron Corporation <small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
Title CPU_Power_(4/4)		
Size A3	Document Number	Rev -1
SJV10-NL		
Date: Thursday, January 14, 2010 Sheet 7 of 42		



RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-RS880M_HT LINK&PCIe(1/4)

File: **ATI-RS880M_HT LINK&PCIe(1/4)**

Size: A3 Document Number: **SJV10-NL** Rev: -1

Date: Tuesday, January 26, 2010 Sheet 8 of 42



Dr-Bios.com


SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M video STRAP(2/4)**

Size: A3 Document Number: **SJV10-NL** Rev: -1





Date: Monday, February 01, 2010 Sheet 9 of 42





MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other signals in X,Y,Z directions

-1 Change R76,R78 to RN138.

-1 Change R77,R79 to RN139.





Dr-Bios.com



	HYNIX VR.1GB0G.004	SAMSUNG VR.1GB0B.006	ATI VR.1GB0T.002
VRAM_IDENT1	HIGH	LOW	HIGH
VRAM_IDENT2	LOW	HIGH	HIGH

SB820 CSL 25-35:* Note: If PCI interface is not used, then these balls can be used for alternate GPIO/GPO function or left not connected.



PCI EXPRESS INTERFACES

AA28 GPP_TX0P
AA29 GPP_TX0N
Y28 GPP_TX1P
Y28 GPP_TX1N
Y26 GPP_TX2P
Y27 GPP_TX2N
W28 GPP_TX3P
W29 GPP_TX3N

AA22 GPP_RX0P
Y21 GPP_RX0N
AA25 GPP_RX1P
AA24 GPP_RX1N
W23 GPP_RX2P
W24 GPP_RX2N
W24 GPP_RX3P
W25 GPP_RX3N



2 CLK_PCIE_SB M23
3 CLK_PCIE_SB# P23

PCIE_RCLKP/NB_LNK_CLKP
PCIE_RCLKN/NB_LNK_CLKN

NB_DISP_CLKP X29
NB_DISP_CLKN X28
NB_HT_CLKP X27
NB_HT_CLKN X27
CPU_HT_CLKP X21
CPU_HT_CLKN X21
SLT_GFX_CLKP X23
SLT_GFX_CLKN X23

GPP_CLK0P X29
GPP_CLK0N X28
GPP_CLK1P X28
GPP_CLK1N X28
GPP_CLK2P X29
GPP_CLK2N X28
GPP_CLK3P X25
GPP_CLK3N X25
GPP_CLK4P X24
GPP_CLK4N X23
GPP_CLK5P X25
GPP_CLK5N X25
GPP_CLK6P X29
GPP_CLK6N X28
GPP_CLK7P X26
GPP_CLK7N X27
GPP_CLK8P X29
GPP_CLK8N X28

14M_25M_48M_OSC X25






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Ati-SB820M PCIE&PCI (1/5)**

Size: A3 Document Number: **SJV10-NL** Rev: -1

Date: Monday, February 01, 2010 Sheet 12 of 42




Place R near pin14. Route it with 10mils
Trace width and 25mils spacing to any
signals in X, Y, Z directions.

USB

Pair	Device
0	USB1 (HS)
1	MINICARD1
2	NC
3	NC
4	Cardreader
5	USB2
6	USB3
7	Blue Tooth
8	NC
9	WECAM
10	NC
11	MINIC2 (3G sim)
12	MINIC2 (3G)
13	NC

Strap Pin / define to use LPC or SPI ROM



SB Change S5_PWR_GD pull high
from R261 to RN43.

SJV10-NL



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB820M USB&GPIO (2/5)**

Size: A3 Document Number: **SJV10-NL** Rev: -1

Date: Tuesday, January 26, 2010 Sheet 13 of 42

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB710




Dr-Bios.com

SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATi-SB820M SATA-FC (3/5)**


Size: A3	Document Number: SJV10-NL	Rev: -1
Date: Tuesday, January 26, 2010	Sheet: 14	of 42



REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4		LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT		EC ENABLED	CLKGEN ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE		EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Dr-Bios.com





SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **ATI-SB820M STRAPPING (5/5)**

Size: **A3** Document Number: **SJV10-NL** Rev: **-1**


Date: Tuesday, January 26, 2010 Sheet 16 of 42





Layout Note:
Place these Caps near SO-DIMM.






DDR3-204P-41-GP-U
62.10017.N41
2nd = 62.10017.P41





REVERSE TYPE

DDR3-204P-4G-6P
62-10017.P11




Place these caps close to VTT1 and VTT2.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34




SO-DIMMB is placed farther from the Processor than SO-DIMMA

SB Change P/N from 20.F1093.040 to 20.F1703.040



CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	NC

D MIC Pin	
Pin	Symbol
1	DMIC_DAT
2	3D3V_S0_DMIC
3	DMIC_CLK
4	GND



Dr-Bios.com

SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title LCD Conn

Size A3 Document Number SJV10-NL Rev -1

Date: Sunday, January 31, 2010 Sheet 19 of 42

Layout Note:
Place these resistors
close to the CRT-out
connector




Ferrite bead impedance: 10 ohm@100MHz

SB Change R859 from 150 ohm to 140 ohm


SB change capacity from 6.8pF (78.6R864.1FL) to 5.6pF (78.5R674.1FL)

Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift




For System CRT



DDC_CLK & DATA level shift





CRT I/F & CONNECTOR




Dr-Bios.com

SJV10-NL		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CRT conn		
Size A3	Document Number	SJV10-NL	Rev -1
Date: Tuesday, January 26, 2010	Sheet	20	of 42




Dr-Bios.com




SJV10-NL		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		HDMI conn	
Size A3	Document Number	SJV10-NL	Rev -1
Date: Tuesday, February 02, 2010	Sheet	21	of 42




13 ACZ_SDATAIN0 <<< R165 10R2J-2-GP
 13 ACZ_BITCLK_AUDIO >>>
 13 ACZ_SDATAOUT_AUDIO >>>
 -1 Change R166 to reserved D21.



Internal Speaker








1 Add R335, EC74-EC79 for AGND connect.




SB Change C344 from 10uF to 0.1uF for anti pop noise.






-1 Add reserved R875, change pull high to 3D3V_S5.



公板LED1 Link
LED0 Active




3 LAN_CLKREQ# <<< 1
QR0402-PAD

12.26 PCIE_RST#_R >>>
SC150P50V2JN-3GP





13.26 PCIE_WAKE# <<<

SB 2nd source change from 82.30005.C51 to 82.30020.A31
Change C540 from 27pF to 18pF
Change C541 from 27pF to 45pF



-1 Change C541 to 18pF.

Analog 1.7V








Dr-Bios.com

SJV10-NL	
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
LAN AR8151	
File	Rev -1
Size A3	Document Number SJV10-NL
Date: Tuesday, January 26, 2010	Sheet 23 of 42

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

LAN Connector


Change 單顆 GIGA Lan Transformer




Dr-Bios.com

SJV10-NL		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LAN CONN	
Size A3	Document Number	SJV10-NL	Rev -1
Date: Tuesday, January 26, 2010	Sheet	24	of 42


Conn<-----KBC
SYSTEM LED
(BLUE/ORANGE)




5 IN1 CARD-READER




C51,C52,C53 near CARD1 pin23, Pin14, Pin33





By Module (LED Flash)
WLAN_LED High
LED Always On
WLAN_LED Low
WLAN_TEST_LED High
Factory test use
WLAN_TEST_LED High



for factory test




LED Function




Dr-Bios.com

Mini Card Connector(WLAN)


Support debug-card




Place near MIN11




Mini Card Connector(3G)



Place near MINIC2



SIM Card




SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File	MINI Conn		Rev
Size	Document Number	SJV10-NL	-1
Custom	Date: Tuesday, January 26, 2010	Sheet 26 of 42	

Aux Power 3D3V_AUX_S5




Run Power



SB change R180, R104, Q4 to placed.



SJVV10-NL		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN AND AUX POWER			
Size A3	Document Number	Rev	-1
Date: Sunday, January 31, 2010		Sheet 27	of 42



PCB Version
 Pull-Low 10K
 Pull-High 1K
 SA 10K
 SB 10K
 -1 10K

SB Change PCB version pull high from 3D3V_AUX_S5 to 3D3V_S5

SB Del X4, C376, C378, R208, R206

SB Del WIRELESS_BTN# and 3G_BTN#

-1 Add C377 33pF (78.33034.1FL) by RF request.

THERMAL-----> SMBD_THERM 68



BATTERY-----> 38.39 BAT_SDA <<<< 70

SB Add D29 for surge prevent.

SB Change net ALN_LED_OFF to WLAN_LED

-1 Change GPIO71 reserve for 60W adaptor.

SB Add net RSMRST# in RN32 for damping BUT.



Check 漏電分

FOR KBC DEBUG




SJV10-NL

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **KBC NPCE781B**

Size	Document Number	Rev
Custom	SJV10-NL	-1

Date: Monday, February 01, 2010 Sheet 29 of 42




GOLDEN FINGER FOR DEBUG BOARD





SJV10-NL

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BIOS	
Size Custom	Document Number	SJV10-NL	Rev -1
Date:	Friday, January 29, 2010	Sheet	30 of 42


Cover Up Switch




BLUETOOTH MODULE




TOUCH PAD





USB MODULE





USB Connector



LINE OUT 不要選用有鐵殼的




MIC IN change 22.10088.I71




Dr-Bios.com

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CONNECTOR_audio jack	
Size A3	Document Number SJV10-NL
Date: Monday, February 01, 2010	Sheet 31 of 42


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



Adapter



RT8209B 1D05V




SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram		
Size	Document Number SJV10-NL	Rev -1
Date: Tuesday, January 05, 2010	Sheet 32 of 42	

Dr-Bios.com



Dr-Bios.com



-1 Reserve RFC26 by RF request.

-1 Reserve RFC27 by RF request.

Iomax=5A
OCP>7.5A

Iomax=5.5A
OCP>9A

-1 Add C430 7pF
(78.47034.1FL) by RF request.

-1 Add C431 47pF
(78.47034.1FL) by RF request.


-1 change R266 to short pad

Close to VFB Pin (pin2)

Close to VFB Pin (pin5)

-1 change R271, R274 to short pad

-1 Add EC48 47pF
(78.47034.1FL) by RF request.



$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8223 5V/3D3V**

Size: Document Number

Date: Sunday, January 31, 2010


Sheet 34 of 42

Rev -1




RT9026 for DDR_VREF_S3_1

DDR_VREF_S3




Dr-Bios.com

RT8209E for 1D1V_S5



1.8V_S0


1.8V 1A Regulator



Dr-Bios.com


SJV10-NL		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: RT8209E 1D1V/LDO 1D8V			
Size	Document Number	Rev	
SJV10-NL		-1	
Date: Tuesday, January 26, 2010 Sheet 36 of 42			

RT9025 for 1D1V_S5



$$V_o = 0.8 * ((R1+R2) / R2)$$


$$= 0.8 * ((6.2K+16.2K) / 16.2K) = 1.106V$$



$$V_o = 0.8 * (1 + (R1/R2))$$

-1 Reserve RFC28~RFC30, RFC37~RFC42, RFC44, RFC45 by RF request.

Dr-Bios.com



20090713 WAYNE

-1 Reserve RFC14, RFC16-RFC18 by RF request.

20090713 WAYNE

20091202WAYNE

20091008

SB Change U48 from 74.88731.C73 to 74.88731.B73, (SA POM already 74.88731.B73 use).


AC_IN# to KBC

DY

SA 0626

SA 0622


SA 0622




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ISL88731A CHARGER	
Title	Rev
Size	Document Number
SJV10-NL	
Date: Sunday, January 31, 2010	Sheet 38 of 42

Dr-Bios.com

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




-1 change R328 to short pad

UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			AD / BATT CONN		
Size	Document Number				Rev
	SJV10-NL				-1
Date:	Saturday, January 30, 2010		Sheet	39	of 42

Dr-Bios.com





MB HOLE



MINI CARD BOSS

SPRING


-1 Add SPR1 for RTC battery.



CPU NB BOSS

-1 Change H19 shape

SB Add H22, H23, H24 for ME request.




DY

Dr-Bios.com

SJV10-NL

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title EMI/Spring/Boss</p>	
Size	Document Number
<p>SJV10-NL</p>	
Date: Wednesday, January 27, 2010	Sheet 40 of 42
Rev	-1

Check test point



Test Point放在Dimm Door打開可量測處

Dr-Bios.com

SJV10-NL

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		AFTE_TP	
Size	Document Number	SJV10-NL	Rev -1
Date: Tuesday, January 26, 2010		Sheet 41	of 42

- SB Change notice:
- Change C344 from 10uF to 0.1uF for anti pop noise.(Page 22)
 - ChangeU48 circuit from 74.88731.C73 to 74.88731.B73 ,(SA BOM already 74.88731.B73 used.)(Page 38)
 - SWAP TPCN1pin arrangement.(Page 31)
 - Change U19 to 2MB(72.25165.A01, 72.25016.A01).(Page 30)
 - X1 need to change to the same as JV10-CS (82.30005.A51).(Page 3)
 - Del X4,C376,C378,R208,R206 ,R829 change to placed.(Page 28,29)
 - Add G122 (Page 12) .
 - Add net RSMRST# in RN32 for damping BJT.(Page 29)
 - X5 2nd source change from 82.30005.C51 to 82.30020.A31,Change C540 from 27pF to 18pF,Change C541 from 27pF to 15pF (page 29)
 - R272 change to dummy.(Page 34)
 - Change R43 from Dummy to 1M ohm.(Page 12)
 - Del R285, Add R852,R853 for pull high to 1D1V_PWR and 1D5V_PWR.(Page 35,36)
 - Change RN30 form page31 to page 22.
 - Add D28 for thermal trigger S5 shutdown.(Page 28)
 - Del net RSMRST# SB pull high , Change S5_PWR_GD pull high from R261 to RN43.(Page 13)
 - Change pin arrangement to same as -CS, move cover SW to MB,Del WIRELESS_BTN# and 3G_BTN#.(Page 29,31)
 - Change PCB version pull high from 3D3V_AUX_S5 to 3D3V_S5,R836 1K change to 2K (page29).
 - Change GPIO16 net name from ALL_LED_OFF to WLAN_LED .(page29)
 - Change C558 1000pF P/N form 78.1022S.24L to 78.1022S.L1L.(page24)
 - Change capacity from 6.8pF (78.6R864.1FL) to 5.6pF (78.5R674.1FL)(page20) .
 - Change net PCLK_PWH to LPPCLK0_R change net PCLK_KBC to LPPCLK1_R(page16) .
 - Change R180,R104,Q4 to placed(page27).
 - Change P/N from 20.F1416.022 to 62.10065.241(page31) .
 - Add D29 for surge prevent.(page29)
 - Change Mini card 3G pin41 from 5V_S5 to NC.(page26) .
 - Add C598 for solve CRT flicker issue (page9) .
 - Change R859 from 150 ohm to 140 ohm (page20) .
 - Add H22,H23,H24 for ME request. (page40) .
 - Del net E51 RxD ,E51 TxD (page26) .
 - Change R71 from bead 470 ohm to RES 3.9 ohm(page9) .
 - Del D25.(page31) .
 - Add RTC charge circuit.(page12) .
 - EC42,EC43 requested by EMI placed.(page38) .
 - Change LCD1 P/N from 20.F1093.040 to 20.F1703.040(page19) .
 - Change net PM_SLP_S4# to PM_SLP_S3#.(page35) .
 - Add EC32,EC33,R862,R863 for anti-headphone pop noise.(page31)
 - Change C189 to 22pF, C190 to 15pF.(page12)
 - Change TC15 to dummy.(page31)

- 1 change notices:
- Change R91,R92 to RN132,R27,R30 to RN133,R34-R36 to RN134.(Page 3)
 - DY C35,C42,C80,Change C36,C43,C569,C79 to 22uF.(Page 7)
 - Change R60,R62 to RN136.(Page 9)
 - Change R84,R85 to RN137,R76,R78 to RN138,R22,R79 to RN139.DY C139,Change C140 to 22uF.(Page 10)
 - Change R89,R88 to RN140.(Page 12)
 - Change R133,R135,R136,R128 to RN141,R138,R139 to RN142.(Page 16)
 - Change C266,C281 to dummy.(Page 17)
 - Change C287,C293,C302 to dummy.(Page 18)
 - Change R16 to short PAD.(Page 19)
 - Change C532 to dummy.(Page 23)
 - Change C331,C400,C361,C363 to dummy,change R832,R833 to RN143.(Page 24)
 - Change C357 to dummy.(Page 26)
 - Change R844,R847 to short pad.(Page 28)
 - Add reserved R865, change pull high to 3D3V_S5.(Page 23)
 - Change 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 19)
 - Change C483,C423,C487,C490,C491,C493. 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 34,38)
 - Change USB_CN1 20.K0234.020 to 20.K0359.020 (Page 31)
 - Change KB1 20.K0246.024 to 20.K0391.024(Page 29)
 - Change R234 to short pad.(Page 33)
 - Change R266,R271,R274 to short pads.(Page 34)
 - Change R328 to short pad.(Page 39)
 - Change 3G_LED portion circuit.(Page 26)
 - Change R166 to reserved D21.(Page 22)
 - Change 抽屜上接觸異面.(Page 31)
 - Add SPR1 for RTC battery.(Page 40)
 - Add VRAM identify pins.(Page 12)
 - Change EC32,EC33 to 100pF,add EC30,EC31 for anti-headphone pop noise(Page 31)
 - Change GPIO71 reserve for 60W adaptor.(Page 29)
 - Reserve EC47 for EMI issue.(Page 13)
 - Change DB1 to test pads.(Page 30)
 - Change C12,C20,C193 to 12pF,C541 to 18pF.(Page 3,12,23)
 - Add R335,EC74-EC79 for AGND connect.(Page 22)
 - Change Card1 P/N to 62.10024.B41(Page 25)
 - Change 10u/25V(78.10622.51L)to 10u/16V(78.10621.52L)(Page 19)
 - Change SATA1 P/N from 62.10065.241 to 62.10065.E51.(Page 31)
 - Add F4,D25 for ESD function.(Page 21)
 - Reserve C310,RFC1,RFC11,RFC14,RFC16-RFC19,RFC22,RFC24-RFC30,RFC37-RFC42,RFC44-RFC48 by RF request.(Page 3,18,19)

Dr-Bios.com

SJV10-NL			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Modify History			
Size A3	Document Number	SJV10-NL	Rev -1
Date:	Sunday, January 31, 2010	Sheet 42	of 42