


Z09 SYSTEM BLOCK DIAGRAM

BOM P/N	Description
---------	-------------



BOM Option Table

Reference	Description
EV@	Optimize SKU
SNB@	For Sandy bridge.
IVB@	For Ivy bridge.
IV@	For UMA.
-	do not stuff


Battery Charger P31	+1.05V P34	+V GFX_AXG P33
3V5V P32	+1.8W+1V P37	CPU core P33
+V GPU_CORE P38	+V GPU_JO P38	Discharger P37
		Thermal Protection P37

Quanta Computer Inc.
PROJECT : Z09
Block Diagram

Size: Document Number: Rev: 3A
 Date: Monday, April 09, 2012 Page: 1 of 40

Ivy Bridge Processor (DMI, PEG, FDI)

PEG_ICOMPI and RCOMPO signals should be shorted and routed with
 - max length = 500 mils
 - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with
 - max length = 500 mils
 - typical impedance = 14.5 mohms





0.22uF AC coupling Caps for PCIe GEN1/2/3

DP_COMPIO and ICOMPO signals should be shorted near balls and routed with
 - typical impedance < 25 mohms


DG 1.0 :
 The recommended AC cap value is changed to 220nF for compatibility with PCIe Gen3 on future platforms.
 For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor

DP & PEG Compensation

eDP Hot-plug (Disable)





CAD Note: Place PU resistor within 2 inches of CPU
 HPD PUPD resistor values based on CRB and different to DG


Quanta Computer Inc.
 PROJECT : Z09

Size	Document Number	Rev
Date	Ivy Bridge 1/5	3A
Monday, April 09, 2012	Sheet	2 of 40

Ivy Bridge Processor (CLK,MISC,JTAG)






If motherboard only supports external graphics or if it supports Processor Graphics but without eDP:
 Connect DP1L_REF_SCLK# on Processor to GND through 1K +/- 1% resistor.
 Connect DP1L_REF_SCLK# on Processor to VDDP through 1K +/- 1% resistor.

Isolate Space:20mils
 CPU_DRAMRST# <4.2>
 CAD NOTE: All DDR_CDRP signals should be routed such that :-
 - max length = 500 mils
 - trace width = 15mils and
 - 90 degree impedance < 68 ohms (worst case resistance)

Place near to XDP connector
 +1.05V_VTTO 51.4 R232 PCH_XDP_TDO_VT





Option for Prochot function
 68 ohm for unused, 62 ohm for used
 H_PROCHOT# R219 62.4
 XDP_TMS_VT R606 51.4
 XDP_TDO_VT R231 51.4
 XDP_PREG# R612 51.4
 XDP_TCLK_VT R611 51.4
 XDP_PREG# R228 51.4
 When MP_JTAG_PUIPO resistor can be removed (Yes Intel TDI, TDO, TMS, TRST#
 TCK, PREG#, PRDY#)








IN	OUT
L	L
H	High-Z

Quanta Computer Inc.
PROJECT : Z09
Ivy Bridge 2/5
 Date: Monday, April 09, 2012 Sheet 3 of 40

Sandy Bridge Processor (DDR3)



Quanta Computer Inc.
PROJECT : Z09
 Ivy Bridge 3/5
 Date: Monday, April 09, 2012
 Sheet: 4 of 40



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_0 R460 10K_4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R418 10K_4 PCH_GNT3# <0>									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_0 R391 20K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	R412 10K_4 BBS_BIT1 <0> R448 10K_4 BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	24- ME_WR# R377 SHORT_4 ACZ_SDOU_T									
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc (weak pull-up 20K)	R463 20K_4 CH-1.8V R464 20K_4 H_SNS_N#F <0>									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	R469 10K_4 PLL_ODDR_EN <10>									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_85_0 R350 10K_4 ACZ_SYNC_R									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V_85_0 R413 10K_4 PCH_GPIO15 <10>									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V_RTC_0 R60 20K_4 R59 20K_4 DSWVREN <7>									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V_0 R470 10K_4 NV_ALE <0>									

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

SATA0G5/GPI021
SATA0G5/GPI016
SATA0G5/GPI049
If these pins are unused use 8.2k to 10k pull-up to +Vcc3.3 or 8.2k to 10k pull-down to ground

Used as GPIO only, at chxlist 1.2



Default weak pull-up on GNT0/#
(Need external pull-down for LPC BIOS)

ME_WR default EC setting folating











for future CPU, Sandy Bridge EC DF_TV5 needs to be pulled up to VccDFPM5 power rail through 2.2 KOhm 5% ± R351 change to 0 or not??

Needs to be pulled High for Huron River platform, coblist 1.2

CPT/PPT (GPIO,VSS_NCTF,RSVD)



SATA2GP : strap for reserved at chklist 1.2
 SATA3GP : strap for reserved at chklist 1.2
 NOTE: The internal pull-down is disabled after PLTRST# deasserts.
 NOTE: This signal should not be pulled high when strap is sampled.





Quanta Computer Inc.

PROJECT : Z09

Size: Document Number
Panther Point 4/6
Rev: 3A

Date: Monday, April 09, 2012 Sheet: 10 of 40



IBEX PEAK-M (GND)





Quanta Computer Inc.
PROJECT : Z09
Panther Point 6/6

Size Document Number Rev 3A
 Date: Monday, April 09, 2012 Sheet 12 of 40

DDR3 DIMM-A



Place these Caps near So-Dimm0.



	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1


Quanta Computer Inc.
PROJECT : Z09

Size: Document Number
DDR3 SO-DIMM-0
Date: Monday, April 09, 2012


Rev: 3A
Sheet: 13 of 40

HDMI

from PCH




HDMI-detect




I2C


MOS close to connector







EMI



HDMI connector




		Quanta Computer Inc. PROJECT : Z09	
		HDMI (PS8101)	
Size	Document Number	Date: Monday, April 09, 2012	Rev 3A
		Sheet 16 of 40	



Quanta Computer Inc.
PROJECT : 209


Size: Document Number: **GLAN BCM57780** Rev: 3A
Date: Monday, April 08, 2012 Sheet: 17 of 20

TRANSFORMER




2011/08/31 Change to small size
DB0KL3LAN0

20111121 change from dual to single transformer.




For EMI




Quanta Computer Inc.
PROJECT : Z09

Size	Document Number	Rev
	LAN Transformer and RJ45	3A
Date:	Monday, April 09, 2012	Sheet 18 of 40


LED/Card reader/Touchpad B CON




TPM




CPU FAN



Audio Connector




3/5VPCU reset switch





Quanta Computer Inc.
PROJECT : Z09


Size	Document Number	Rev
	mSATA/CR/LED	3A
Date:	Monday, April 09, 2012	Sheet 19 of 40




2011017 : stuff q21 to enable wake function on WLAN for IOAC
 check IOAC power rail can reduce Q21




K/B



SCREW HOLE



ICT TEST FIXTURE(VOLTAGE TRANSLATOR)



BATT Enable short pad




20111208 Change Hole8 to BATT short pad.




Quanta Computer Inc.
PROJECT : Z09
XDP/ Hole
Date: Monday, April 09, 2012 Sheet 22 of 40


USB3.0 CONN




USB 3.0




Reserve for Debug




USB 3.0



USB charger




Name	USB data	State	Max Current	Apple Device
SDP	YES	S0-S3	500mA	500mA
CDP	YES	S0-S3	1500mA	500mA
DCP_Auto	NO	S4-S5	1800mA	1800mA







Quanta Computer Inc.
PROJECT : Z09
USB 3.0

Size: Document Number: Rev: 3A
Date: Monday, April 09, 2012 11:00:00 AM Page 23 of 49

+VGPU_CORE → D13 EVB8AS31E → +3V_GFX
 +1.5V_GFX → D12 EVB8AS31E → +3V_GFX
 For power-down sequence purpose









NB9M: VGACORE +0.90V (Normal), +1.09V
NVVDD Maximum Settling Time




Quanta Computer Inc.
 PROJECT : 209
 Document Number: N13P-LP (PCIE VF) 1/5
 Date: Monday, April 06, 2015

IFPAB ONLY: NO STUFF RSET is default Required when external reset is used



Quanta Computer Inc.
PROJECT : 209
 Document Number: N13P-LP (DISPLAY) 3/5
 Date: Monday, April 09, 2012 Page: 27 of 40



Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N13P-G0	N13P-GL
ROM_SO	N13P-LP FR1 N13P-GL SCLK_417	N13P-LP FR0 N13P-GL FR_0_BSM_SDE	SMB_ALT_ADDR	VGA_DEVICE	1001
ROM_SCLK	PCL_DEVIDE[4]	SUB_VENDOR	N13P-LP PCL_DEVIDE[3] N13P-GL SCLK_417	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	xxxx
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCL_DEVIDE[3]	PCL_DEVIDE[2]	PCL_DEVIDE[1]	PCL_DEVIDE[0]	0011
STRAP3	SOR_EXPOSED[3]	SOR_EXPOSED[2]	SOR_EXPOSED[1]	SOR_EXPOSED[0]	0000
STRAP4	Reserve	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD3V3	0001

PU to VDD33	PD to GND
4.99K	1000
10K	1001
15K	1010
20K	1011
24.9K	1100
30.1K	1101
34.8K	1110
45.3K	1111

VRAM Configuration Table



RAMCFG [D-6]	DESCRIPTION	Quanta PN(G boy)	Quanta PN(W boy)	Vendor PN
* 0x1(0001)	1250MHz 2GB(4M*32) Samsung	AKG5MWD1505		K4G2032P0FC04
0x0(0000)	1250MHz 2GB(4M*32) Hynix	AKG5MWT0W01		H5GQ2H4MFR-TC
0x0(0100)	1250MHz 2GB(4M*32) Hynix	AKG5MWT0W10		H5GQ2H4MFR-TC
	1250MHz 2GB(4M*32) Epsos	AKG5MGT1400		EDW2032B8C-50-F

20111118 Need confirmation with NV SWL
Hynix H5GQ2H4MFR-TC will build next or NP.

4.99K/F_4 ==> CS24992PB26
10K/F_4 ==> CS31002PB26
15K/F_4 ==> CS31502PB24
20K/F_4 ==> CS32002PB29
24.9K/F_4 ==> CS32492PB16
30.1K/F_4 ==> CS33012PB18
34.8K/F_4 ==> CS33482PB12
35.7K/F_4 ==> CS33572PB13
45.3K/F_4 ==> CS34512PB18



GF108:N12P
GF117:N13M
GK107:N13P

Register	value
ROM_SO	N13P-LP 10K pull up.
ROM_SCLK	N13P-LP need 4.99K pull up;
ROM_SI	2G Hynix = 5.99K pull down(M-die) 2G Hynix = 24.9K pull down(A-die)
STRAP0	N13P-LP 45.3K pull high
STRAP1	N13P-LP 4.99K pull down.
STRAP2	N13P-LP need 20K pull down.
STRAP3	STRAP3 N13P-LP need 4.99K pull down.
STRAP4	STRAP4 N13P-LP need 45.3K pull down for GEN3.




GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	OUT	N/A	NVDD VID4
1	OUT	N/A	NVDD VID3
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID1
6	OUT	N/A	NVDD VID2
7	OUT	N/A	3D STEREO
8	I/O	LOW	GPU Overtemp
9	I/O	LOW	GPU ALERT
10	OUT	N/A	FB Vref Control (not used sDDR3)
11	OUT	N/A	NVDD VID0
12	IN	N/A	PWR_Level AC Detect
13	OUT	N/A	NVDD VID5
14	IN	N/A	HPD for IFF AB (not used)
15	IN	N/A	HPD for IFF C (HDMI)
16	OUT	N/A	MEM_VDD_CTL
17	IN	N/A	HPD for IFF D (not used)
18	IN	N/A	HPD for IFF E (TMSD)
19	IN	N/A	HPD for IFF F (not used)
20	N/A	N/A	NVGEN Debug GPIO13
21	N/A	N/A	NVGEN Debug GPIO14



Quanta Computer Inc.
PROJECT : 209
N13P-LP (GPIO&STRAP)S5
Date: Monday, April 09, 2012 Page: 19 of 26




OCP:9.5A
L(ripple current)
 $= (9.5)^2 \cdot 5 / (2.2 \mu \cdot 0.4 M^9)$
 $= 2.525A$
 $I_{ocp} = 9.5 \cdot 5 / (2.525^2) = 8.24A$
 $V_{th} = 8.24A \cdot 14m\Omega = 115.32mV$
 $R(lim) = (115.32mV \cdot 10) / 10\mu A$
 $= 115K$
Inductor max current -10A

OCP:10A
L(ripple current)
 $= (9.3 \cdot 3) \cdot 3 / (2.2 \mu \cdot 0.5 M^9)$
 $= 1.9A$
 $I_{ocp} = 10 \cdot (1.9/2) = 9.05A$
 $V_{th} = 9.05A \cdot 14m\Omega = 126.7mV$
 $R(lim) = (126.7mV \cdot 10) / 10\mu A$
 $= 126K$
Inductor max current -9.24A

Output Rail	TDC	PEAK	Width
+5VPCU	3.75A	5A	150mil
+3VPCU	2.13A	2.84A	90mil
+5V	4.21A	5.6A	160mil
+3V	0.5A	0.65A	20mil

Quanta Computer Inc.
PROJECT : Z09
 Size: _____ Document Number: _____ Rev: 3A
SYSTEM 5V/3V (RT8223M)
 Date: Monday, April 08, 2012 Sheet: 32 of 40




OCP=20A
 L ripple current
 $= (19-1.5) * 1.5 / (0.68u * 400k * 19)$
 $= 5.079A$
 $V_{trip} = 20 - (5.079 / 2) * 3.5mohm$
 $= 0.06111V$
 $R_{limit} = 0.06111 / 10uA * 8 = 48.88Kohm$

20111101 add
 If S3 power reduce then stuff PR2012 else stuff PR2002

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
PROJECT : Z09


Size: _____ Document Number: **DDR 1.5V(TPSS1216)** Rev: **3A**
 Date: **Monday, April 09, 2012** Sheet: **35** of **40**




+1.8V
1.8 Volt +/- 5%
TDC : 1.54A
PEAK : 2A
Width : 60mil

$$V0 = 0.8 * (R1 + R2) / R2$$


Thermal protection




For EC control thermal protection (output 3.3V)



		PROJECT : Z09	
		+1.8V/Discharge/Thermal	
Size	Document Number	Date	Rev
		Monday, April 09, 2012	3A
		Sheet	37 of 40




Quanta Computer Inc.
PROJECT : Z09
 Size: GPU_PWR Document Number: GPU_PWR Rev: 3A
 Date: Monday, April 09, 2012 Sheet: 39 of 40

