


ZRT/ZRTA_GDDR3 BWD ULT SYSTEM BLOCK DIAGRAM




BOM



BQ24737RGR	TPS51216RUKR	Thermal Protection Discharger
Battery Charger P31	+1.30V_SUS P35	P36
TPS51225RUKR	TPS54318RTER	
+3V/+5V P32	+1.5V P36	
TPS51624RSM	UP1658RQKF	
+VCCIN P33	+VGPU_CORE P37	
TPS51211DSCR	PSS1211DSCR	
+1.00V_S5/+1.00V P34	+1.0V_GFX/1.00V_GFX/3V_GFX P38	

Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Block Diagram
 Date: Wednesday, February 11, 2015 Page: 1 of 24

Haswell ULT (DISPLAY,eDP)




Quanta Computer Inc.
PROJECT : ZRT/ZRTA

Size	Document Number	Rev
	Haswell 3/5 (DDI/eDP)	3A
Date:	Wednesday, February 11, 2015	Sheet 2 of 44

Haswell ULT (DDR3L)

1572C REV. JLT.DDR3L






Haswell ULT (SIDE BAND)

H_PECI (50ohm)
Route on microstrip only
Spacing >10 mils
Trace Length: 0.4-6.125 inches






H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches

CPU_PLTRST# (50ohm)
Trace Length: 10-17 inches



TCK.TMS
Trace Length < 9000 mils

BPM#[0:7]
Trace Length 1-6 inches
Length match < 300 mils




Quanta Computer Inc.
PROJECT : ZRT/ZRTA





Size	Document Number	Rev
	Haswell 1/5 (PEG/DM/FDI)	3A
Date:	Wednesday, February 11, 2015	Sheet 4 of 44

VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uF x11	0805	5 on TOP, 6 on BOT inside socket cavity
10uF x10	0805	5 on TOP, 5 on BOT inside socket cavity

Haswell ULT (POWER)




VCC Output Decoupling Recommendations		
470uF x4	7343	TOP socket side
22uF x8	0805	4 on TOP, 4 on BOT near socket edge
22uF x11	0805	TOP, inside socket cavity
10uF x11	0805	BOT, inside socket cavity




Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Size: Document Number: **Haswell 45 (POWER)** Rev: 3A
Date: Wednesday, February 11, 2015 Sheet: 5 of 44

Haswell ULT (CFG,RSVD)







Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	CFG0 R289 ~1K 4
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	CFG1 R606 ~1K 4
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	CFG3 R610 ~1K 4
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED/DEFAULT; IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	CFG8 R614 ~1K 4
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	CFG9 R618 ~1K 4
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	CFG10 R295 ~1K 4


Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Haswell 5/5 (CFG/GND)
 Date: Wednesday, February 11, 2015 Sheet 6 of 44

Haswell ULT PCH (GPIO,CPU/MISC,NCTF)



GPIO8	High	Low
	Touch panel	No touch panel



	Low	High
BOARD_ID0	single rank SKU	Dual rank SKU
BOARD_ID1	Reserved (Default)	Reserve
BOARD_ID2	No IOAC	IOAC
BOARD_ID3	No TPM	TPM
BOARD_ID4	Non-Dolly (Default)	Dolly



	SKU_ID1	SKU_ID0	VGA I/V Signal	Setup Menu	
UMA Only	0	0	UMA	Hidden	UMA boot
dGPU Only	0	1	GPU	Hidden	GPU boot
Switchable (Max)	1	0	UMA+GPU	dGPU/SG	UMA boot
Optimize (Maxless)	1	1	UMA	UMA/SG	UMA boot







Quanta Computer Inc.

PROJECT : ZRT/ZRTA

Size: Document Number **LPT 4/6 (GPIO/MISC)** Rev 3A

Date: Wednesday, February 11, 2015 Sheet 10 of 44

Haswell ULT PCH (Power)






Quanta Computer Inc.
PROJECT : ZRT/ZRTA

LPT 5/6 (POWER)

Size	Document Number	Rev
	LPT 5/6 (POWER)	3A
Date:	Wednesday, February 11, 2015	Sheet 11 of 44

Haswell ULT (GND)






Quanta Computer Inc.
PROJECT : ZRT/ZRTA




Size	Document Number	Rev
	LPT 6/6 (GND)	3A
Date:	Wednesday, February 11, 2016	Sheet 12 of 44

H_SYS_PWROK_XDP R274 ~1K_4 +3V_S5

XDP_DBRESET_N R613 ~1K_4 +3V













APS




Quanta Computer Inc.
PROJECT : ZRT/ZRTA
CPU/PCH XDP

Size: _____ Document Number: _____ Rev: 3A
 Date: Wednesday, February 11, 2015 Sheet 13 of 44








Quanta Computer Inc.
PROJECT : ZRT / ZRTA

Size: _____ Document Number: **N16S-GT (MEMORY/GND)** Rev: **3A**

Date: **Wednesday, February 11, 2015** Page: **17** of **44**



N16S-GS/N16V-GM Strapping table

ROM_SI N16S	2G Hynix 128Mx16	->34.8K PD
	2G Micron 128Mx16	->45.3K PD
	2G Samsung 128Mx16	->4.99K PU
	4G Hynix 256Mx16	->4.99K PD
	4G Micron 256Mx16	->10K PD
	4G Samsung 256Mx16	->15K PD
ROM_SO	N16S-GT	-> 4.99K PD
ROM_SCLK	N16V-GM	-> 4.99K PU
STRAP0	N16S-GT	-> 49.9K PU
STRAP1	N16V-GM	-> 4.99K PU
STRAP2	N16S-GT	-> 4.99K PD
STRAP3	N16V-GM	-> 4.99K PU
STRAP4	N16S-GT	-> 45.3K PD

Resistor P/N

4.99K	->	CS24992FB26
10K	->	CS31002FB26
15K	->	CS31502FB24
20K	->	CS32002FB29
24.9K	->	CS32492FB16
30.1K	->	CS33012FB18
34.8K	->	CS33492FB22
45.3K	->	CS34532FB18 GM
49.9K	->	CS34992FB10 GT



Logical Strap Bit Mapping

	PJ-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

N16V-GM strap0-3 table


- STRAP0 = Stuff 45.3k pull up. (EDID Panel)
- STRAP1 = Stuff 4.99k pull down.(Gen3 support)
- STRAP2 = Stuff 10k pull up.(DID 0x1299)
- STRAP3 = Stuff 4.99k pull down.(No display out)
- STRAP4 = Stuff 45.3k pull down. (Gen3/max speed)

Quanta Computer Inc.
PROJECT : ZRT/ZRTA
N16S-GT (GPIO/STRAPS)
 Date: Wednesday, February 11, 2014 11:20 AM Page 19 of 44





HDMI


From PCH





HDMI connector



HDMI-detect



I2C



Power trace tracking


[2,5,7,8,9,10,11,13,14,15, 16,17,18,22,23,25,26,27,28,29,30,31,33,34,35,36,37,38,39] +3V
 [23,25,26,27,29,33,37] +5V

Quanta Computer Inc.
PROJECT : ZRT/ZRTA
HDMI (PS8101)


Size	Document Number	Rev
		1A

Date: Wednesday, February 11, 2015 Sheet 21 of 44


Codec(ADO)




Grounding circuit(ADO)




D-Mic




Universal Audio Jack




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker









Codec PWR 3V/1.5V(ADO)



Quanta Computer Inc.
PROJECT : SRE /SREA
ALC255/HP/SPK
 Date: Wednesday, February 11, 2015 8:00 AM Page 26 of 44






Quanta Computer Inc.
PROJECT : ZRT / ZRTA

Size	Document Number	Rev
	KB/TP/FANLED	04
Date	Wednesday, February 11, 2015	Sheet 29 of 44

USB 3.0 Connector(UB3)



USB Charger for USB3.0 Port0 (UBC)






Table 2. Truth Table


CTL1	CTL2	CTL3	ILM_SEL	MODE	Current Limit Setting	Status	Output	Notice
0	0	0	0	Discharge	NA	OFF	OUT hold low	
0	0	0	1	Discharge	NA	OFF		
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected	
0	0	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected	USB Detect Function active
0	1	0	0	SRP1	ILIM_LO	OFF	Data lines cophased	
0	1	0	1	SRP1	ILIM_LO	OFF	Data lines disconnected	
0	1	1	0	DCP_Auto	ILIM_HI	DCP	Data lines disconnected	Load Detect Function active
1	0	0	0	DCP_Overload	ILIM_LO	OFF	Device forced to stay in DCP BC 1.2	Changing mode
1	0	1	0	DCP_Overload	ILIM_LO	OFF	Device forced to stay in DCP divider 1	Changing mode
1	1	0	0	SRP1	ILIM_LO	OFF	Data lines connected	
1	1	0	1	SRP1	ILIM_LO	OFF	Data lines connected	
1	1	1	0	SRP2	ILIM_LO	OFF	Data lines connected	
1	1	1	1	CDP	ILIM_HI	DCP	Data lines disconnected	Load Detect Function active







USB 3.0 Connector(UB3)





Card Reader (CRD)



EC(KBC)



HWPG(KBC)




Quanta Computer Inc.

PROJECT : ZRT/ZRTA

Doc. Document Number: **KBCIT8587**

Date: Wednesday, February 11, 2015 11:35:38 AM Page 31 of 44




	R1	R2
UMA-45W	51K (CS35102FB04)	100K
DIS-65W	115K (CS41152FB08)	100K

	SRP / SRN	
	4-Cells	Others
bq24707A	0 / 0	10 / 7.5
bq24737	10 / 7.5	10 / 7.5



REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (VSRP - VSRN) = 20 * Ichg * Rsr$
 $= 0.793V$ for 3.965A current limit
 Pin10 ILIM = 0.793V
 $Rsr = 0.01ohm$

Quanta Computer Inc.
PROJECT : ZRT/ZRTA

Doc: Document Number
 Charger(BQ24737)RGRR Rev 2A
 Date: Wednesday, February 11, 2015 Sheet 32 of 41




Quanta Computer Inc.
PROJECT : ZRT/ZRTA
SYSTEM 5V/3V (TPS51225)
 Date: Wednesday, February 11, 2010 10:28 AM
 Rev: 2A



Quanta Computer Inc.
PROJECT : ZRT/ZRTA

Size	Document Number	Rev
	+1.05V_S5 (TPS51211)	2A
Date: Wednesday, February 11, 2015	Sheet	34 of 44



+1.35V_SUS
1.35 Volt +/- 5%
TDC : 4.5A
PEAK : 8A
OCP : 8A
Width : 180mil

RDSon=14.5mohm

VREF=1.8V

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

OCP=8A
L ripple current
=(19-1.35)*1.35/(2.2u*400k*19)
=1.425A
Vtrip=8-(1.425/2)*14.5mohm
=105.668mV
Rlimit=105.668mV/10uA*8=84.53Kohm

DDR=1.35V
PR84=10K/F_4
PR86=30.1K/F_4


Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Size: Document Number: **DDR 1.35V(TPS51216)** Row: 2A
Date: Wednesday, February 11, 2015 Sheet: 35 of 44

[16,17,18] +1.05V_GFX
 [17,20,21,27] +1.5V_GFX
 [16,18,19,31] +3V_GFX



+1.05V_GFX
 TDC : 1.57A
 PEAK : 2.1A
 Width : 80mil


+3V_GFX
 TDC : 0.05A
 PEAK : 0.06A
 Width : 20mil




OCP=8A
L ripple current
 $= (19-1.5) * 1.5 / (2.2u * 290k * 19)$
 $= 2.165A$
Vtrip=8 - (2.165/2) * 14.5mohm
 $= 100.3mV$
Rlimit=100.3mV / 10uA * 8 = 80.2Kohm

+1.5V_GFX
 1.5 Volt +/- 5%
 TDC : 3.06A
 PEAK : 4.08A
 OCP : 5A
 Width : 140mil


VFB=0.704V

 Quanta Computer Inc. PROJECT : ZRT/ZRTA		
Size	Document Number	Rev
	+1.5V_GFX/+1.05V_GFX/+3V_GFX	2A
Date:	Wednesday, February 11, 2015	Sheet 39 of 44








Battery Mode



Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Power Sequence
 Date: Wednesday, February 11, 2015 Sheet 41 of 44



		Quanta Computer Inc.
PROJECT : ZRT/ZRTA		
Block Diagram		
Size	Document Number	Rev 3A
Date: Wednesday, February 11, 2015	Sheet 42	of 44



Quanta Computer Inc.
PROJECT : ZRT/ZRTA
ULT PWR CONTROL
Date: Wednesday, February 11, 2015 Page: 43 of 44

Model	Version	CHANGE LIST
ZQ0	1A-1	<ol style="list-style-type: none"> 1 2013/10/15 change pin define and add pwm IC.(page31) 2 2013/10/15 Change VGA ITE solution to NXP.(page 23) 3 2013/10/15 power board CN change to 6pin.(Page 23) 4 2013/10/15 U5017.12 change 27M crystal to VGA IC.(Page 23) 5 2013/10/15 U5017.14 add power rail +3V_RTC.(page23) 6 2013/10/15 strap0 R672 DG 50k PU.(Page 19) 7 2013/10/15 Change AND gat to Q63 D-MOS.(Page 19) 8 2013/10/15 change pin define and add pwm IC U17.(Page 46) 9 2013/10/15 for GC6 stuff R228/R1013/R226/R1012.am-stuff Q24/Q26/R227/R1011. (Page19) 10 20131015 For GC6 NV DG GC6_FB_EN PD.(Page10) 11 2013/10/15 following up acer define and swap USB3 and USB2 port.(Page9) 12 2013/10/15 swap CAP C879/C880 to Vrefo and resistor R5214/R5215 to Line in.(Page30) 13 2013/10/15 U27.30/U27.31 del fan Pwm signal.(Page32) 14 20131015 change LVDSUSB3/RJ45/FAN/TPD/USB DB CNDC-IN CN/Power Button/Cardreader/KB BLK CN/Power board, footprint.
	1A-2	<ol style="list-style-type: none"> 1 2013/10/16 JDIM5 Swap M_B_DQS2/M_B_DQS3 and swap M_B_DQS#2/M_B_DQS#3.(page15) 2 2013/10/16 JDIM6 Chage net name M_B_DQS#[7:0] to M_A_DQS#[7:0](page14) 3 2013/10/16 Add RTC charge circuit.(page8) 4 2013/10/16 BT1.1 Chage +3V_RTC_0 to VCCTC_2.(page8) 5 2013/10/15 change power rail from +3V_RTC_0 to VCCTC_2.(page23)

