








PCB 6L  
 LAYER 1 : TOP  
 LAYER 2 : SGND  
 LAYER 3 : IN1(HIGH)  
 LAYER 4 : IN2  
 LAYER 5 : SVCC  
 LAYER 6 : BOT

## Intel Bay Trail-M Platform Block Diagram





[8,11,31,32] +1.35VSUS



**Quanta Computer Inc.**

PROJECT : ZHJ

Valley 1/9 (DDR4)

Size	Document Number	Rev
		1A

Date: Tuesday, January 28, 2014 Sheet 2 of 33





U12B

AY45	DRAM1_MA_00	DRAM1_DQ_00	BG38
BB47	DRAM1_MA_01	DRAM1_DQ_01	BG40
AW41	DRAM1_MA_11	DRAM1_DQ_11	BK42
BB44	DRAM1_MA_22	DRAM1_DQ_22	BD42
BB91	DRAM1_MA_33	DRAM1_DQ_33	BC38
BC45	DRAM1_MA_44	DRAM1_DQ_44	BC36
BB40	DRAM1_MA_55	DRAM1_DQ_55	BF42
BF40	DRAM1_MA_66	DRAM1_DQ_66	BC44
BC40	DRAM1_MA_77	DRAM1_DQ_77	BK42
BE42	DRAM1_MA_88	DRAM1_DQ_88	BC32
AY48	DRAM1_MA_99	DRAM1_DQ_99	BG36
BE41	DRAM1_MA_1010	DRAM1_DQ_1010	BK37
BD41	DRAM1_MA_1111	DRAM1_DQ_1111	BC33
BAG1	DRAM1_MA_1212	DRAM1_DQ_1212	BK33
BH40	DRAM1_MA_1313	DRAM1_DQ_1313	BG37
BH41	DRAM1_MA_1414	DRAM1_DQ_1414	BK38
BH41	DRAM1_MA_1515	DRAM1_DQ_1515	BK36
BD38	DRAM1_DM_00	DRAM1_DQ_1616	BK36
BH36	DRAM1_DM_11	DRAM1_DQ_1717	AV40
BC36	DRAM1_DM_22	DRAM1_DQ_1818	BK40
BH42	DRAM1_DM_33	DRAM1_DQ_1919	BK36
AT41	DRAM1_DM_44	DRAM1_DQ_2020	AV36
AM42	DRAM1_DM_55	DRAM1_DQ_2121	AV42
AK41	DRAM1_DM_66	DRAM1_DQ_2222	AV40
AK42	DRAM1_DM_77	DRAM1_DQ_2323	BK41
AV45	DRAM1_DM_88	DRAM1_DQ_2424	BG41
AV45	DRAM1_RAS	DRAM1_DQ_2525	BK45
BB41	DRAM1_CAS	DRAM1_DQ_2626	BK46
BB41	DRAM1_WE	DRAM1_DQ_2727	BG40
AY47		DRAM1_DQ_2828	BK40
AY46	DRAM1_BS_00	DRAM1_DQ_2929	BK48
BF42	DRAM1_BS_11	DRAM1_DQ_3030	BK47
BF42	DRAM1_BS_22	DRAM1_DQ_3131	AV52
AT44	DRAM1_CS_0	DRAM1_DQ_3232	AV51
AT45	DRAM1_CS_2	DRAM1_DQ_3333	AV52
AT45	DRAM1_CS_2	DRAM1_DQ_3434	AV51
		DRAM1_DQ_3535	AV51
		DRAM1_DQ_3636	BW53
		DRAM1_DQ_3737	AV51
		DRAM1_DQ_3838	AV53
BG47	DRAM1_CKE_00	DRAM1_DQ_3939	AV47
BE46	RESERVED_BE46	DRAM1_DQ_4040	AV45
BD44	DRAM1_CKE_22	DRAM1_DQ_4141	BK40
BF46	RESERVED_BF48	DRAM1_DQ_4242	AM41
		DRAM1_DQ_4343	AV50
AP41	DRAM1_ODT_0	DRAM1_DQ_4444	AV48
AT42	DRAM1_ODT_2	DRAM1_DQ_4545	BK42
		DRAM1_DQ_4646	BK40
AV50	DRAM1_CKP_0	DRAM1_DQ_4747	AM45
AV48	DRAM1_CKN_0	DRAM1_DQ_4848	AV47
		DRAM1_DQ_4949	AV48
		DRAM1_DQ_5050	AV50
		DRAM1_DQ_5151	BK48
		DRAM1_DQ_5252	AV50
AT50	DRAM1_CKP_2	DRAM1_DQ_5353	BK44
AT48	DRAM1_CKN_2	DRAM1_DQ_5454	BK45
		DRAM1_DQ_5555	AV52
		DRAM1_DQ_5656	AV51
		DRAM1_DQ_5757	BG53
AT41	DRAM1_DRAMRST	DRAM1_DQ_5858	BG51
		DRAM1_DQ_5959	AV53
		DRAM1_DQ_6060	BK51
		DRAM1_DQ_6161	AV52
		DRAM1_DQ_6262	AV51
		DRAM1_DQ_6363	AV51
		DRAM1_DQSP_00	BF40
		DRAM1_DQSN_00	BD40
		DRAM1_DQSP_11	BC35
		DRAM1_DQSN_11	BK34
		DRAM1_DQSN_11	BK38
		DRAM1_DQSP_22	AV38
		DRAM1_DQSN_22	BK44
		DRAM1_DQSP_33	BG43
		DRAM1_DQSN_33	AV53
		DRAM1_DQSP_44	AV52
		DRAM1_DQSN_44	AV42
		DRAM1_DQSP_55	AV44
		DRAM1_DQSN_55	BK47
		DRAM1_DQSP_66	BK48
		DRAM1_DQSN_66	AV52
		DRAM1_DQSP_77	BK51
		DRAM1_DQSN_77	AV51


VLV\_M\_D/BGA  
REV = 1.15

		<b>Quanta Computer Inc.</b>
		<b>PROJECT : ZHJ</b>
Size	Document Number	Rev
	Valley 2/9 (DRB)	1A
Date:	Tuesday, January 28, 2014	Sheet 3 of 33








**Disable, Check BIOS**



**change port, from port0 to port2**





Security Flash Descriptors  
0 = Override  
1 = Normal Operation









**AC Present: This input pin indicates when the platform is plugged into AC power.**

**Quanta Computer Inc.**  
PROJECT : ZHJ




Size	Document Number	Rev
	Valley 4/9 (SD/PCIE/SATA)	2A
Date:	Tuesday, January 28, 2014	Sheet 5 of 33



Note: To Touch pad intrrupt: change pin location  
To Touch pad intrrupt  
Internal pull up 20K to 1.8V allways



Lay out Note:  
SVID\_ALERT#  
SVID\_DATA  
SVID\_CLK



1.8V EC --> Change to 22ohm



[6,9,14,23,32] +1.8V\_S5  
 [4,5,6,9,12,13,14,15,21,23,32] +1.8V  
 [4,9,11,12,13,14,15,16,17,19,20,21,23,30,32] +3V

+1.8V\_S5


Port 1 is debug port

USB 2.0 / 3.0 Base

HUB1

Touch Panel

CAMERA



GND

12.5 ohm


[15] PCLK\_TPM  
 [23] CLK\_24M\_KBC  
 [21] [15,23] CLKRUN#

[14] SOC\_SERIRQ

[14] SMB\_SOC\_DATA


[14] SMB\_SOC\_CLK

R7386 follow CRB and check list change to 2.2K




6 OF 13


VLV\_M\_D/BGA  
 REV = 1.15





Top Swap (A16 Override)  
 0 = Top address bit is unchanged  
 1 = Top address bit is inverted



I2C pull up:  
 Standard/ Fast Mode --> 560 ohm  
 High speed mode --> CLK- 560 ohm;  
 DATA- 910 ohm



**Quanta Computer Inc.**  
 PROJECT : ZHJ  
 Valley 6/9 (USB/LPC/I2C)  
 Date: Tuesday, January 28, 2014 Sheet 7 of 33





**Quanta Computer Inc.**

**PROJECT : ZHJ**

Size	Document Number	Rev
	Valley 7/9 (Power 1)	2A
Date:	Tuesday, January 28, 2014	Sheet 8 of 33






**Quanta Computer Inc.**  
PROJECT : ZHJ


Size	Document Number	Rev
	Valley 8/9 (Power 2)	1A

Date: Tuesday, January 28, 2014 Sheet 9 of 33














**Quanta Computer Inc.**  
PROJECT : ZHJ

Size	Document Number	Rev
	Valley 9/9 (GND)	1A
Date:	Tuesday, January 28, 2014	Sheet 10 of 33




M\_A DQ[63:0] M\_A DQ[63:0] [2]






### Transformer










### RJ45 Connector







Change P/N: W/O LED  
P/N : DFTJ08FR414 (main)  
2<sup>nd</sup> P/N: DFTJ08FR417  
change footprint  
rj45-c100mp-10809-1-8p





### LVDS Conn.




### HDMI Conn.







### HDMI-detect (HDM)












SOC\_SERIRQ R83 EC18@0\_4 SERIRQ  
**Reserve for +1.8V new EC**



toTouch screen INT



**Quanta Computer Inc.**  
**PROJECT : ZHJ**

Size	Document Number	Rev
	<b>Level Shifter</b>	2A
Date:	Tuesday, January 28, 2014	Sheet 14 of 33






# KEYBOARD (KBC)

<20110214(E1A)>  
Change CP1-CP6 footprint from 8p4r-0402-smt to 8P4R, for SMT open issue.

<EMI>


## INTERNAL KEYBOARD STRIP SET (KBC)



UnStuff

# TOUCH PAD (TPD)

note: change to +3V\_S5  
other level sheft need to change power rail




Touch pad I2C  
Touch pad INT  
Touch pad ON/OFF

ACER DEFINE  
VDD  
PS2-CLK  
PS2-DATA  
GND  
I2C-DATA  
I2C-CLK  
ATTN (INT)  
SER-ERR.


# TPM (TPM)



[4,9,11,12,13,14,16,17,19,20,21,23,30,32]



note: serie need to add level shift




TPM\_N for 新唐  
TPM\_I for 英飛凌 --- default

\*TPM\_S@NPT620/650\_TSSOP28  
AL000650K00 : NPT650AA0WX  
AL009655K01 : SNI SLB9655TT1.2

**Quanta Computer Inc.**  
PROJECT : ZHJ

Size	Document Number	Rev
	<b>KB/BT/TP</b>	<b>2A</b>
Date	Tuesday, January 28, 2014	Sheet 15 of 33


### SATA HDD




### eMMC

### HALL IC (HSR)

- 1st source : EOD
- 2nd source : AL008251000 -- YBT
- 3rd source : AL009132001
- 4th source : AL009249000




### CPU Thermal sensor(THS) / MB Local TEMP




### PWR indicator


<20130722> Reserve +3VPCU power for PWRLED# for leakage issue.



### Battery indicator



### PWR button








**Quanta Computer Inc.**  
PROJECT : ZHJ

Size	Document Number	Rev
	<b>HDD/Hall/eMMC/LED</b>	2A
Date:	Tuesday, January 28, 2014	Sheet 16 of 33












**Quanta Computer Inc.**  
PROJECT : ZHJ

Size	Document Number	Rev
	USB / eMMC CONN	1A
Date:	Tuesday, January 28, 2014	Sheet 18 of 33






### SD/MMC CARD READER (MMC)



2013/07/24  
vendor suggest change from  
166R to 338R for rising time  
and falling time over 2ns  
issue.

**Quanta Computer Inc.**  
PROJECT : ZHJ


Size	Document Number	Rev
	Cardreader GL834L	1A
Date:	Tuesday, January 28, 2014	Sheet 20 of 33



- [4,5,6,7,9,12,13,14,15,23,32] +1.8V
- [4,9,11,12,13,14,15,16,17,19,20,23,30,32] +3V
- [2,9,12,14,15,16,17,23,28,29,30,32] +3V\_S5

**Quanta Computer Inc.**  
PROJECT : ZHJ




Size	Document Number	Rev
	<b>WiFi &amp; BT</b>	1A
Date:	Tuesday, January 28, 2014	Sheet 21 of 33



**Thermal protection**  
Need fine tune  
for thermal protect point  
Note placement position


note: PR173 change to 1.5k/F  
CS21502FB14 RES CHIP 1.5K +-1% 1/16W(0402)

For EC control thermal protection (output 3.3V)






1.8V p/n: AJ009850F02  
Discription: IC CONTROLLER(128P)NPCE985LB1DX(LQFP)

Note:  
GPIO75 EMU\_LIDTouch panel enable/disable#Follow Z&A -->ZHJ None  
TP\_EN\_EC Touch pad enable/disable# -->ok  
GPIO27 TP\_INT\_EC#Touch pad interrupt





SM BUS PU(KBC)





985L-A0 connects to +3VPCU / 985L-B1 connects to +1.8V\_S5




HWPNG(KBC)






EC(KBC)



note:change EC p/n:  
into AJ009850F02




Note: GPIO75 (pin82) for TOUCHPANEL\_ON  
pin91 in 985L is 1.8V only




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU

# Bay Trail-M S4/S5 to S0 (Power Up) Sequence








**VAC= AC Adapter detection**  
**ACAV = To indicate the adapter status.**  
**Pin ACAV goes high when Vvac > 8.7V/13.2V & Vvac > Vichm + 0.8V the Vvac = 8.7 or 13.2V threshold can be chosen via Smbus command**

*Follow Command to change same as ZQK pin assignment*


DC/DC +3VPCU/+5V\_S5

+3VPCU [6,8,15,16,19,20,23,25,27,32]  
 +5V\_S5 [6,18,28,29,30,31,32]  
 SYS\_SHDN# [22,27]

+3.3 Volt +/- 5%  
 Countinue current:2A  
 Peak current:2.7A  
 OCP minimum:A



+5 Volt +/- 5%  
 Countinue current:5.7A  
 Peak current:7.5A  
 OCP minimum: A




**Quanta Computer Inc.**  
 PROJECT : ZHJ

Size	Document Number	Rev
	<b>3/5VS5 (NB670/NB669)</b>	1A
Date:	Tuesday, January 28, 2014	Sheet 26 of 33


[32] +1.8VPCU  
[6,8,15,16,19,20,23,25,26,32] +3VPCU

+1.8V Volt +/- 5%  
Countinue current:0.08A  
Peak current:0.11A  
OCP minimum:A




[9,32]  
[6,18,26,29,30,31,32]  
[2,9,12,14,15,16,17,21,23,29,30,32]

+1.0V\_S5  
+5V\_S5  
+3V\_S5





+1.0V Volt +/- 5%  
Countinue current:2.4A  
Peak current:3.2A  
OCP minimum:A












- [2,9,12,14,15,16,17,21,23,28,30,32] +3V\_S5
- [9] +1.05V
- [9,19] +1.5V






20130617 Change +1.05V to +1.0V





+VCC\_GFX  
TDC : A  
PEAK : 14A  
OCP : A  
Width : mil  
GFX\_CORE Load Line :  
-5.9mV/A for 2.xW SDP



+VCC\_CORE  
TDC : A  
PEAK : 12A  
OCP : A  
Width : mil  
CORE Load Line :  
-5.9mV/A for 2.xW SDP

[2,8,11,32] +1.35VSUS  
[11] +VDDQ\_VTT  
[6,18,26,28,29,30,32] +5V\_S5









### B stage:

1. Page4 ,SWAP DDI0 DDI1 port
2. Page5 , Delete NGFF function , C517,C516,C272,C275,R234,R233
3. Page6 , Mount R310,R311,R353,R354 for 1.8V EC
4. Page7 , Change R118 & R119 value form \*2.2K to \*560K (NC)
5. Page8 , Delete C60
6. Page12 , Change CN9 (LAN) of P/N; Add R516 ; Off\*R298, \*Q25
7. Page13 , Add touch sreen ON/OFF net " EMU\_LID" to CN16
8. Page14 ,Change power for TP wakeup function, mount R58,Delete Q9,Q10 Add Q40 for 0C issue.  
Delete Q26,Q22,Q38; Add U25, U26, U27 C339, C338, R426; change R404 & R408 value to 560 Ohm ;  
mount R266; remove R256; Add R513 for TP-int.  
not mount R89,U10,mount R83 for 1.8V of EC
9. Page15 , Change power rial , change/add \*R172 (0 Ohm) of value, Add U24 & R419; Delete R410,R409 short pad; remove R407, Add R411
10. Page16 , Add C340, C341 & R427 for NGFF/SSD
11. Page19 , Change CN11(Audio) of P/N & footprint ; Add D37 & C337 ; delete R34,R28,U6,D12,D13,C6,C30,C34;  
Change R27,R66 value; Add U28,R428,R511,R510,R514,R515,C342,C344,C345,C348,C349.
12. Page22 ,Remove SW7, change PR173 of value
13. Page23 , Change EC of P/N; add R420 for TP\_INT to EC ; Cgange R391 value from 47K to 4.7K  
Add Q41 prevent leakage (EC internal pull high); mount R395,R370 for EC  
not mount R167,R169,R170,R168,R355,R366,U15 for 1.8V of EC  
mount C284, R165,R357,R350,R351,R356,R364 for 1.8V of EC
14. Page30 ,Rmove PC11 for RF request


### C stage:

Change 0 hm to short pad : PR100,PR105,PR110,PR132,PR177,PR22,PR23,PR78,PR97,R106,R107  
R107,R122,R130,R131,R134,R139,R173,R188,R189,R190,R191,R200,R207  
R229,R238,R240,R244,R257,R275,R281,R282,R283,R288,R290,R294,R309  
R313,R315,R316,R321,R325,R331,R332,R333,R335,R36,R361,R372,R373  
R375,R379,R390,R400,R402,R427,R43

1. Page5 , Mount R286
2. Page6 , Mount R41, Delete \*R64
3. Page13 , Remove R86,R87,R69,R72,D21,C75 for LDC BLON
4. Page16 , chage R371 power rail to 3VPCU, remove \*R385 & add R522 ; Mount Q34,Q35,Q36, R385,R377 for LDC BLON
5. Page17 , Remove R369
6. Page19 , R66,R27 change P/N from 47 to 56 Ohm; change R37 & R33 footprint from 0402 to 0805
7. Page20 , C312 chage to 68P, Add C352, C286 68P; change R184,R185,R186,R174,R175,R179 to 91 Ohm for vendor suggestion
8. Page26 , Remove JP8,JP9,JP10,JP11
9. Page27 , Remove PR31
10. Page28 , Remove PR28,PR30
11. Page29 , Remove PR131
12. Page30 , Remove JP6,JP7
13. Page26 , Remove JP12,JP13
14. Page21 , Remove Q20

### D stage:

1. Page4 ,change R31 & R300 to 200K
2. Page6 ,change CLK port0 to port2 ; change D36 footprint change P/N
3. Page13 ,Remove R111
4. Page14 ,Add \*R523,\*R534,\*Q42 & \*Q45 for +3vsus ;  
Q12 gate change to 1.8V ; Remove R153 & Q12
5. Page15 , Change R407 power reail to +3vsus; Delete R177; TPM co-layout
6. Page16 , change R192,R193 from 33 to 100 Ohm; R194,R195 from 220 to 560 Ohm; Remove R377
7. Page17 , Delete \*U17,\*R363,\*R369,\*C113, chage R154 of value
8. Page18 , Delete L6,L8,L9, R16,R15,mount L7 ; Delete 320, R324, mount L16 for EMI; Change R12,R13,R19,R20 of value from 0 to 18 Ohm
9. Page20 , not mount C111,C112,C114,C120,C121,C122 & R176,Add R360  
Reserve \*R524,\*R525,\*Q43,\*Q44,\*C354 for card reader on/off; Swap CN13 Pin10 & Pin11 net
10. Page22 , Mount C350 for EMI request
11. Page30 , Change PU12 footprin; Add \*PR186,\*PR187,\*PR188,\*PC198,\*PC199,\*PQ38,\*PQ39,\*PQ40.

name		 <b>Quanta Computer Inc.</b>	
PROJECT : ZHJ			
Size	Document Number	Rev 1A	
<b>Change note</b>			
Date:	Tuesday, January 28, 2014	Sheet	33 of 33