

Compal Confidential

NCQF0 M/B Schematics Document

Intel Arrandale/Clarkfield Processor with DDRIII + Ibex Peak-M

2010-04-18

REV: 1.A

Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NCQF0 M/B LA-5981P Schematic ⁰
				Date:	Sunday, April 18, 2010
				Sheet	1 of 63


Compal Confidential

Model Name : NCQF0

File Name : LA5981P

Clock Generator
 IDT: 9LRS3199AKLFT
 SILEGO: SLG8SP587
 133/120/100/96/14.318MHZ to PCH
 27MHz no SSC to VGA
 page 12

Fan Control
 page 44



Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B	Document Number
		NCQF0 M/B LA-5981P Schematic	
Date:	Sunday, April 18, 2010	ISheet	2 of 63

Dr-Bios.com

Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Board ID	Rb / Rd / Rf	V _{AD_BID min}	V _{AD_BID typ}	V _{AD_BID max}
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
DIS Only	DIS@
DGPU	VGA@
Broadway	WAY@
Madison	MAD@
Park	PAR@
Switchable Graphics	SG@





USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB Conn.
		1	USB/B
	UHCI1	2	eSATA USB
		3	CMOS Camera
		4	Mini Card 1
		5	Mini Card 2
EHCI2	UHCI2	6	
		7	
		8	USB Conn.
	UHCI3	9	
		10	Blue Tooth
		11	Finger Print
		12	
UHCI6	13		

BOM Config



Switchable Graphics (PARK) SKU: SG@/VGA@/PAR@
 Switchable Graphics (MADISON) SKU: SG@/VGA@/MAD@
 DIS ONLY (BROADWAY): DIS@/VGA@/WAY@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Notes List
Size B	Document Number	Rev		
	NCQF0 M/B LA-5981P Schematic	1.0		
Date:	Sunday, April 18, 2010	Sheet	3	of 63



eDP Signals MAPPING

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3



10/20 Swap PEG BUS

CFG0 - PCI-Express Configuration Select


*1:Single PEG
0: Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal


*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port




2009/2/4
#414044 DG
Update Rev1.11




When implement S3 power reduction
not to pop R337
pop U49, R336, R335, R334...

2009/4/13
Intel Suggestion by Desige guide V1.52






Reference Input Clock	Input Frequency	Associated PLL
BCLK/BCLK#	133MHz	Processor/Memory /Graphic
PEG_CLK/ PEG_CLK#	100MHz	PCI Express/ DMI/FDI
DPLL_REF_SSCLK/ DPLL_REF_SSCLK#	120MHz	Embedded Displayport



JTAG MAPPING

Scan Chain (Default)	STUFF -> R672, R667, R192 NO STUFF -> R671, R662
CPU Only	STUFF -> R672, R662 NO STUFF -> R667, R671, R192
GMCH Only	STUFF -> R671, R192 NO STUFF -> R672, R662, R667



Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title PROCESSOR (2/6) CLK,JTAG			
Size B	Document Number NCQF0 M/B LA-5981P Schematic	Rev 1.0	
Date:	Sunday, April 18, 2010	Sheet	5 of 63

<10> DDR_A_D[0..63]
 <10> DDR_A_DM[0..7]
 <10> DDR_A_DQS[0..7]
 <10> DDR_A_DQS[0..7]
 <10> DDR_A_MA[0..15]

JCPU1C

- DDR A D0 A10
- DDR A D1 C10
- DDR A D2 C7
- DDR A D3 A7
- DDR A D4 B10
- DDR A D5 D10
- DDR A D6 E10
- DDR A D7 A8
- DDR A D8 D8
- DDR A D9 F10
- DDR A D10 E6
- DDR A D11 E9
- DDR A D12 E9
- DDR A D13 B7
- DDR A D14 E7
- DDR A D15 C6
- DDR A D16 H10
- DDR A D17 G8
- DDR A D18 K7
- DDR A D19 J8
- DDR A D20 G7
- DDR A D21 G10
- DDR A D22 J7
- DDR A D23 J10
- DDR A D24 L7
- DDR A D25 M6
- DDR A D26 M8
- DDR A D27 L9
- DDR A D28 L6
- DDR A D29 K8
- DDR A D30 N8
- DDR A D31 P9
- DDR A D32 AH5
- DDR A D33 AF5
- DDR A D34 AK6
- DDR A D35 AK7
- DDR A D36 AF6
- DDR A D37 AG5
- DDR A D38 AJ7
- DDR A D39 AJ6
- DDR A D40 AJ10
- DDR A D41 AJ9
- DDR A D42 AL10
- DDR A D43 AK12
- DDR A D44 AK8
- DDR A D45 AL7
- DDR A D46 AK11
- DDR A D47 AL8
- DDR A D48 AN8
- DDR A D49 AM10
- DDR A D50 AM11
- DDR A D51 AL11
- DDR A D52 AM9
- DDR A D53 AN9
- DDR A D54 AT11
- DDR A D55 AP12
- DDR A D56 AM12
- DDR A D57 AN12
- DDR A D58 AM13
- DDR A D59 AT14
- DDR A D60 AT12
- DDR A D61 AL13
- DDR A D62 AR14
- DDR A D63 AP14

- SA_DQ[0] SA_DQ[1] SA_DQ[2] SA_DQ[3] SA_DQ[4] SA_DQ[5] SA_DQ[6] SA_DQ[7] SA_DQ[8] SA_DQ[9] SA_DQ[10] SA_DQ[11] SA_DQ[12] SA_DQ[13] SA_DQ[14] SA_DQ[15] SA_DQ[16] SA_DQ[17] SA_DQ[18] SA_DQ[19] SA_DQ[20] SA_DQ[21] SA_DQ[22] SA_DQ[23] SA_DQ[24] SA_DQ[25] SA_DQ[26] SA_DQ[27] SA_DQ[28] SA_DQ[29] SA_DQ[30] SA_DQ[31] SA_DQ[32] SA_DQ[33] SA_DQ[34] SA_DQ[35] SA_DQ[36] SA_DQ[37] SA_DQ[38] SA_DQ[39] SA_DQ[40] SA_DQ[41] SA_DQ[42] SA_DQ[43] SA_DQ[44] SA_DQ[45] SA_DQ[46] SA_DQ[47] SA_DQ[48] SA_DQ[49] SA_DQ[50] SA_DQ[51] SA_DQ[52] SA_DQ[53] SA_DQ[54] SA_DQ[55] SA_DQ[56] SA_DQ[57] SA_DQ[58] SA_DQ[59] SA_DQ[60] SA_DQ[61] SA_DQ[62] SA_DQ[63]

DDR SYSTEM MEMORY A

- AA6 AA7 P7
- Y6 Y5 Y6
- AE2 AE8
- AD8 AF9
- B9 D7 L7 M7 AG6 AM7 AN10 AN13
- C9 CE8 CA9 CAH7 CAK9 CAP11 CAT13
- C8 F9 H9 M9 AH8 AK10 AN11 AR13
- Y3 W1 AA8 AA3 V1 AA9 V8 T1 Y9 U6 AD4 U3 AG8 T3 V9
- SA_DM[0] SA_DM[1] SA_DM[2] SA_DM[3] SA_DM[4] SA_DM[5] SA_DM[6] SA_DM[7]
- SA_DQS[0] SA_DQS[1] SA_DQS[2] SA_DQS[3] SA_DQS[4] SA_DQS[5] SA_DQS[6] SA_DQS[7]
- SA_MA[0] SA_MA[1] SA_MA[2] SA_MA[3] SA_MA[4] SA_MA[5] SA_MA[6] SA_MA[7] SA_MA[8] SA_MA[9] SA_MA[10] SA_MA[11] SA_MA[12] SA_MA[13] SA_MA[14] SA_MA[15]

<10> DDR_A_BS0
 <10> DDR_A_BS1
 <10> DDR_A_BS2

<10> DDR_A_CAS#
 <10> DDR_A_RAS#
 <10> DDR_A_WE#

IC_AUB_CFD_rPGA,R1P0
 CONN@

<11> DDR_B_D[0..63]
 <11> DDR_B_DM[0..7]
 <11> DDR_B_DQS[0..7]
 <11> DDR_B_DQS[0..7]
 <11> DDR_B_MA[0..15]

JCPU1D

- DDR B D0 B5
- DDR B D1 A5
- DDR B D2 C3
- DDR B D3 B3
- DDR B D4 E4
- DDR B D5 A6
- DDR B D6 C4
- DDR B D7 D1
- DDR B D8 D2
- DDR B D9 F2
- DDR B D10 F2
- DDR B D11 F1
- DDR B D12 F5
- DDR B D13 F3
- DDR B D14 F3
- DDR B D15 G4
- DDR B D16 H6
- DDR B D17 G2
- DDR B D18 J6
- DDR B D19 J3
- DDR B D20 G1
- DDR B D21 G5
- DDR B D22 J2
- DDR B D23 J1
- DDR B D24 J5
- DDR B D25 L2
- DDR B D26 L3
- DDR B D27 M1
- DDR B D28 K5
- DDR B D29 K4
- DDR B D30 M4
- DDR B D31 N5
- DDR B D32 AE3
- DDR B D33 AG3
- DDR B D34 AJ3
- DDR B D35 AK1
- DDR B D36 AG4
- DDR B D37 AG3
- DDR B D38 AJ4
- DDR B D39 AH4
- DDR B D40 AK4
- DDR B D42 AM6
- DDR B D43 AN2
- DDR B D44 AK5
- DDR B D45 AK2
- DDR B D46 AM4
- DDR B D47 AM3
- DDR B D48 AP3
- DDR B D49 AN5
- DDR B D50 AT4
- DDR B D51 AN6
- DDR B D52 AN4
- DDR B D53 AN3
- DDR B D54 AT5
- DDR B D55 AT6
- DDR B D56 AN7
- DDR B D57 AP6
- DDR B D58 AP8
- DDR B D59 AT9
- DDR B D60 AT7
- DDR B D61 AP9
- DDR B D62 AR10
- DDR B D63 AT10

<11> DDR_B_BS0
 <11> DDR_B_BS1
 <11> DDR_B_BS2


<11> DDR_B_CAS#
 <11> DDR_B_RAS#
 <11> DDR_B_WE#

- SB_DQ[0] SB_DQ[1] SB_DQ[2] SB_DQ[3] SB_DQ[4] SB_DQ[5] SB_DQ[6] SB_DQ[7] SB_DQ[8] SB_DQ[9] SB_DQ[10] SB_DQ[11] SB_DQ[12] SB_DQ[13] SB_DQ[14] SB_DQ[15] SB_DQ[16] SB_DQ[17] SB_DQ[18] SB_DQ[19] SB_DQ[20] SB_DQ[21] SB_DQ[22] SB_DQ[23] SB_DQ[24] SB_DQ[25] SB_DQ[26] SB_DQ[27] SB_DQ[28] SB_DQ[29] SB_DQ[30] SB_DQ[31] SB_DQ[32] SB_DQ[33] SB_DQ[34] SB_DQ[35] SB_DQ[36] SB_DQ[37] SB_DQ[38] SB_DQ[39] SB_DQ[40] SB_DQ[41] SB_DQ[42] SB_DQ[43] SB_DQ[44] SB_DQ[45] SB_DQ[46] SB_DQ[47] SB_DQ[48] SB_DQ[49] SB_DQ[50] SB_DQ[51] SB_DQ[52] SB_DQ[53] SB_DQ[54] SB_DQ[55] SB_DQ[56] SB_DQ[57] SB_DQ[58] SB_DQ[59] SB_DQ[60] SB_DQ[61] SB_DQ[62] SB_DQ[63]


DDR SYSTEM MEMORY - B

- W8 W9 M3
- V7 V6 M2
- AB8 AD6
- AC7 AD1
- D4 E1 H3 K1 AH1 AL2 AR4 AT8
- D5 E4 L4 L4 AH2 AL4 AR5 AR8
- C5 E3 H4 M5 AG2 AL5 AP5 AR7
- U5 V2 T5 V3 B1 T8 R2 R6 R4 R5 AR5 P3 R3 AF7 P5 N1
- DDR_B_CLK0 <11>
 DDR_B_CLK0# <11>
 DDR_B_CKE0 <11>
- DDR_B_CLK1 <11>
 DDR_B_CLK1# <11>
 DDR_B_CKE1 <11>
- DDR_B_CS0# <11>
 DDR_B_CS1# <11>
- DDR_B_ODT0 <11>
 DDR_B_ODT1 <11>
- DDR_B_DM0
 DDR_B_DM1
 DDR_B_DM2
 DDR_B_DM3
 DDR_B_DM4
 DDR_B_DM5
 DDR_B_DM6
 DDR_B_DM7
- DDR_B_DQS0
 DDR_B_DQS1
 DDR_B_DQS2
 DDR_B_DQS3
 DDR_B_DQS4
 DDR_B_DQS5
 DDR_B_DQS6
 DDR_B_DQS7
- DDR_B_DQS0
 DDR_B_DQS1
 DDR_B_DQS2
 DDR_B_DQS3
 DDR_B_DQS4
 DDR_B_DQS5
 DDR_B_DQS6
 DDR_B_DQS7
- DDR_B_MA0
 DDR_B_MA1
 DDR_B_MA2
 DDR_B_MA3
 DDR_B_MA4
 DDR_B_MA5
 DDR_B_MA6
 DDR_B_MA7
 DDR_B_MA8
 DDR_B_MA9
 DDR_B_MA10
 DDR_B_MA11
 DDR_B_MA12
 DDR_B_MA13
 DDR_B_MA14
 DDR_B_MA15

IC_AUB_CFD_rPGA,R1P0
 CONN@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII	
Size	Document Number	Rev		1.0	
B	NCQF0 M/B LA-5981P Schematic				
Date:	Sunday, April 18, 2010	Sheet	6	of	63





+CPU-CORE Decoupling	C,µF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X330uF	6m ohm/4	2X330uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

IC_AUB_CFD_PGA_R1P0
CONN@




Security Classification	Compal Secret Data
Issued Date	Deciphered Date
2009/08/25	2010/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title			
PROCESSOR (4/6) PWR,Bypass			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic		
Date:	Sunday, April 18, 2010	Sheet	7 of 63




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (5/6) PWR	
Size	Document Number	NCQF0 M/B LA-5981P Schematic		Rev	
Custom	Date:	Sunday, April 18, 2010	Sheet	8	of 63



10/9 When connect to GND, please routed as trace.



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	PROCESSOR (6/6) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	NCQF0 M/B LA-5981P Schematic
Date:	Sunday, April 18, 2010	Sheet	9	of	63



10/9 Follow KAQ00, pin197
PU to +3VS

1/5 Change symbol of JDIMM1(H:4.0mm)(standard type)(SP07000H800)


Layout Note: Place these 4 Caps near Command and Control signals of DIMMA

Security Classification	Compul Secret Data
Issued Date	2009/08/25
Deciphered Date	2010/08/25

Title	
DDR3 SO-DIMM A Standard Type	
Compul Electronics, Inc.	
DDR3-SODIMM SLOT1	
Size	Document Number
Customer	NCQF0 M/B LA-5981P Schematic
Date	Sunday, April 18, 2010
Sheet	10 of 68

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.

2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details



Layout Note:
Place near JDIMM2.203 & JDIMM2.204

Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA

11/09 Change symbol of JDIMM3 by
Vivian(H:4.0mm)(Reverse type)(SP07000J500)

10/9 Follow KAQ00, pin197
PU to +3VS

11/09 Change symbol of JDIMM4 by
Vivian(H:8.0mm)(Reverse type)(SP07000M300)




Security Classification	Compal Secret Data
Issued Date	2009/08/25
Deciphered Date	2010/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title	
Compal Electronics, Inc.	
DDRIII-SODIMM SLOT2	
NCF0 M/B LA-5981P Schematic	
Date:	Sunday, April 18, 2010
Sheet	11 of 63

10/9 Change L34 part number
from SM010014520 to SM01000AX00


10/9 Change L39 part number
from SM010014520 to SM01000AX00







10/9 Change L37 part number
from SM010014520 to SM01000AX00







Clock Generator



LOW Power:
Realtek: RTM890N-631-VB-GRT, SA00003HQ10
*IDT: ICS9LVS3199AKLFT, SA00003HR00






PIN	30	CPU_0	CPU_1
0 (Default)		133MHz	133MHz
1		100MHz	100MHz




Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			















Compal Electronics, Inc.			
Title: Clock Generator (CK505)			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	1.0	
Date:	Sunday, April 18, 2010	Sheet	12 of 63




If GPIO33 pull down, ME will not working.
For factory update ME, pull down resistor pull under door.



PCH Pin	RefDes	PCH JTAG Pre-Production		PCH JTAG Production	
		ES1	ES2	★	MP
PCH_JTAG_TDO	R716	No Install	200ohm	No Install	
	R713	No Install	100ohm	No Install	
	R722	200ohm	200ohm	No Install	
PCH_JTAG_TMS	R725	100ohm	100ohm	No Install	
	R715	200ohm	200ohm	No Install	
PCH_JTAG_TDI	R712	100ohm	100ohm	No Install	
	R277	51ohm	51ohm	51ohm	
PCH_JTAG_TCK	R304	20Kohm	20Kohm	No Install	
	R303	10Kohm	10Kohm	No Install	



11/11 Del R278/R718/R719/R728
11/11 Change Bom structure of R303/R304/R712/R713/R715/R716/R722/R725 from mount to @




11/11 Change R277 from 4.7K ohm to 51 ohm (Follow 385422 Debug port design guide Rev1.8)

Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: PCH (1/9) SATA,HDA,SPI, LPC			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	1.0	
Date:	Sunday, April 18, 2010	Sheet	13 of 63

REV1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/9) PCIE, SMBUS, CLK	
Size	Document Number	Date		Rev	
Custom	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		14 of 63	

<4> DMI_HTX_PRX_N[0..3] DMI_HTX_PRX_N[0..3]
 <4> DMI_HTX_PRX_P[0..3] DMI_HTX_PRX_P[0..3]
 <4> DMI_PTX_HRX_N[0..3] DMI_PTX_HRX_N[0..3]
 <4> DMI_PTX_HRX_P[0..3] DMI_PTX_HRX_P[0..3]

<4> H_FDI_TXN[0..7] H_FDI_TXN[0..7]
 <4> H_FDI_TXP[0..7] H_FDI_TXP[0..7]

9/14 Change PN of U60 from SA00002KV0L to SA00003NI20

U60C

REV1.0

DMI_HTX_PRX_N0 BC24
 DMI_HTX_PRX_N1 BJ22
 DMI_HTX_PRX_N2 AW20
 DMI_HTX_PRX_N3 BJ20
 DMI_HTX_PRX_P0 BD24
 DMI_HTX_PRX_P1 BC22
 DMI_HTX_PRX_P2 BA20
 DMI_HTX_PRX_P3 BG20
 DMI_PTX_HRX_N0 BE22
 DMI_PTX_HRX_N1 BF21
 DMI_PTX_HRX_N2 BD20
 DMI_PTX_HRX_N3 BE18
 DMI_PTX_HRX_P0 BD22
 DMI_PTX_HRX_P1 BH21
 DMI_PTX_HRX_P2 BC20
 DMI_PTX_HRX_P3 BD18

FDI_RXN0 BA18
 FDI_RXN1 BH17
 FDI_RXN2 BD16
 FDI_RXN3 BJ16
 FDI_RXN4 BA16
 FDI_RXN5 BE14
 FDI_RXN6 BA14
 FDI_RXN7 BC12
 H_FDI_TXN0
 H_FDI_TXN1
 H_FDI_TXN2
 H_FDI_TXN3
 H_FDI_TXN4
 H_FDI_TXN5
 H_FDI_TXN6
 H_FDI_TXN7
 FDI_RXP0 BB18
 FDI_RXP1 BE17
 FDI_RXP2 BC16
 FDI_RXP3 BG16
 FDI_RXP4 AW16
 FDI_RXP5 BD14
 FDI_RXP6 BB14
 FDI_RXP7 BD12
 H_FDI_TXP0
 H_FDI_TXP1
 H_FDI_TXP2
 H_FDI_TXP3
 H_FDI_TXP4
 H_FDI_TXP5
 H_FDI_TXP6
 H_FDI_TXP7

DMI

FDI

FDI_INT BJ14

FDI_FSYNC0 BE13

FDI_FSYNC1 BH13

FDI_LSYNC0 BJ12

FDI_LSYNC1 BG14

H_FDI_INT <4>

H_FDI_FSYNC0 <4>

H_FDI_FSYNC1 <4>

H_FDI_LSYNC0 <4>

H_FDI_LSYNC1 <4>

System Power Management

<5> XDP_DBRESET# XDP_DBRESET# T6

SYS_PWROK R289 2 1 0 0402 5%
 VGATE R288 2 1 0 0402 5%

SYS_PWROK B17

PWROK

ME_PWROK K5

MEPWROK

LAN_RST# A10

LAN_RST#

<5> PM_DRAM_PWRGD

DRAMPWROK D9

DRAMPWROK

PCH_RSMRST# C16

RSMRST#

<39> SUS_PWR_ACK SUS_PWR_ACK M1

<39> PBTN_OUT# PBTN_OUT# P5

PWRBTN#

PCH_ACIN P7

ACPRESENT / GPIO31

PCH_GPIO72 A6

BATLOW# / GPIO72

<39> EC_SWI# EC_SWI# F14

RI#

WAKE# J12

PCH_PCIE_WAKE#

PCH_PCIE_WAKE# <33,38>

CLKRUN# / GPIO32 Y1

PM_CLKRUN#

PM_CLKRUN# <39>

SUS_STAT# / GPIO61 P8

PCH_GPIO61 @ PAD T8

SUSCLK / GPIO62 E3

PCH_GPIO62 @ PAD T10

SLP_S5# / GPIO63 E4

PM_SLP_S5# <39>

SLP_S4# H7

PM_SLP_S4# <39>

SLP_S3# F12

PM_SLP_S3# <39>

SLP_M# K8

PM_SLP_M# @ PAD T9

TP23 N2

PM_SLP_DSW# @ PAD T19


BU10

H_PM_SYNC <5>


F6

PM_SLP_LAN#

SLP_LAN# / GPIO29



9/14 Change power net from +3V to +3VALW




+1.05VS R656 49.9_0402_1%



DMI_COMP BH25

DMI_IRCOMP BF25


11/9 Change R315 from 100K ohm to 10K ohm (Follow Intel Check list)



9/14 Change power net from +3V to +3VALW




No used Integrated LAN, connecting LAN_RST# to GND



9/14 Change PN of D14B from SC6V99DW000 to SC6V99DW010

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, FDI, PM	
Size	Document Number	Rev		1.0	
Custom	NCQF0 M/B LA-5981P Schematic				
Date:	Sunday, April 18, 2010	Sheet	15	of 63	

U60D 9/14 Change PN of U60 from SA00002KV0L to SA00003NI20




12/11 Change Bom structure of R580/R581/R582/R111/R112/RR89/R590 from mount to SG@

10/19 Change to NC(by Vivian)







10/19 Change to NC(by Vivian)

2/3 Change to 1K_0402_0.5% from Intel Suggestion. (EDS 1.0 is incorrect)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS, CRT, DPI	
Size	Document Number	Date		Sheet	Rev
Custom	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		16	1.0
				of	63

9/14 Change PN of U60 from SA00002KV0L to SA00003NI20




Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH


(For USB Port0)
(For USB Port1)
(For eSATA USB Port)

OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2




Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default






Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
PCH (5/9) PCI, USB, VRAM			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	1.0	
Date:	Sunday, April 18, 2010	Sheet	17 of 63




10/9 DGPU_PRSENT represent VGA exist indicator.

11/23 Add R572




IBEXPEAK-M_FCBGA107



WW46 Platform/Design Updates
2008/11/17 54.9 1% ->56 5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/9) GPIO, CPU, MISC	
Size	Document Number	Date		Rev	
Custom	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		1.0	
Sheet				of	
18				63	

9/14 Change PN of U60 from SA00002KV0L to SA00003NI20




All Ibox Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails

CRB 0.9 is 180 ohm @ 100MHz
DG0.8 is 600 ohm FB (Page 290)

Follow Intel suggestion 8/21

DG 0.8 is 1uH Inductor (Page 291)
Have Internal VRM (DG0.8 Page 293)

10/9 Change L71 part number from
SH000008V80 to SHI00003Z00.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (7/9) PWR	
Size	Document Number	Rev		Date	
Custom	NCQF0 M/B LA-5981P Schematic	1.0		Sunday, April 18, 2010	
Date		Sheet		19 of 63	

POWER

9/14 Change PN of U60 from SA00002KVOL to SA00003NI20

REV1.0

U60J	52mA	VCCACLK[1]	VCCIO[5]
	344mA	VCCACLK[2]	VCCIO[7]
	1998mA	VCCME[1]	VCCIO[8]
	163mA	VCCME[2]	VCCSUS3_3[1]
	>1mA	VCCME[3]	VCCSUS3_3[2]
	357mA	VCCME[4]	VCCSUS3_3[3]
	72mA	VCCME[5]	VCCSUS3_3[4]
	73mA	VCCME[6]	VCCSUS3_3[5]
	32mA	VCCME[7]	VCCSUS3_3[6]
	>1mA	VCCME[8]	VCCSUS3_3[7]
	6mA	VCCME[9]	VCCSUS3_3[8]
	2mA	VCCME[10]	VCCSUS3_3[9]
		VCCME[11]	VCCSUS3_3[10]
		VCCME[12]	VCCSUS3_3[11]
		VCCME[13]	VCCSUS3_3[12]
		VCCME[14]	VCCSUS3_3[13]
		VCCME[15]	VCCSUS3_3[14]
		VCCME[16]	VCCSUS3_3[15]
		VCCME[17]	VCCSUS3_3[16]
		VCCME[18]	VCCSUS3_3[17]
		VCCME[19]	VCCSUS3_3[18]
		VCCME[20]	VCCSUS3_3[19]
		VCCME[21]	VCCSUS3_3[20]
		VCCME[22]	VCCSUS3_3[21]
		VCCME[23]	VCCSUS3_3[22]
		VCCME[24]	VCCSUS3_3[23]
		VCCME[25]	VCCSUS3_3[24]
		VCCME[26]	VCCSUS3_3[25]
		VCCME[27]	VCCSUS3_3[26]
		VCCME[28]	VCCSUS3_3[27]
		VCCME[29]	VCCSUS3_3[28]
		VCCME[30]	VCCSUS3_3[29]
		VCCME[31]	VCCSUS3_3[30]
		VCCME[32]	VCCSUS3_3[31]
		VCCME[33]	VCCSUS3_3[32]
		VCCME[34]	VCCSUS3_3[33]
		VCCME[35]	VCCSUS3_3[34]
		VCCME[36]	VCCSUS3_3[35]
		VCCME[37]	VCCSUS3_3[36]
		VCCME[38]	VCCSUS3_3[37]
		VCCME[39]	VCCSUS3_3[38]
		VCCME[40]	VCCSUS3_3[39]
		VCCME[41]	VCCSUS3_3[40]
		VCCME[42]	VCCSUS3_3[41]
		VCCME[43]	VCCSUS3_3[42]
		VCCME[44]	VCCSUS3_3[43]
		VCCME[45]	VCCSUS3_3[44]
		VCCME[46]	VCCSUS3_3[45]
		VCCME[47]	VCCSUS3_3[46]
		VCCME[48]	VCCSUS3_3[47]
		VCCME[49]	VCCSUS3_3[48]
		VCCME[50]	VCCSUS3_3[49]
		VCCME[51]	VCCSUS3_3[50]
		VCCME[52]	VCCSUS3_3[51]
		VCCME[53]	VCCSUS3_3[52]
		VCCME[54]	VCCSUS3_3[53]
		VCCME[55]	VCCSUS3_3[54]
		VCCME[56]	VCCSUS3_3[55]
		VCCME[57]	VCCSUS3_3[56]
		VCCME[58]	VCCSUS3_3[57]
		VCCME[59]	VCCSUS3_3[58]
		VCCME[60]	VCCSUS3_3[59]
		VCCME[61]	VCCSUS3_3[60]
		VCCME[62]	VCCSUS3_3[61]
		VCCME[63]	VCCSUS3_3[62]
		VCCME[64]	VCCSUS3_3[63]
		VCCME[65]	VCCSUS3_3[64]
		VCCME[66]	VCCSUS3_3[65]
		VCCME[67]	VCCSUS3_3[66]
		VCCME[68]	VCCSUS3_3[67]
		VCCME[69]	VCCSUS3_3[68]
		VCCME[70]	VCCSUS3_3[69]
		VCCME[71]	VCCSUS3_3[70]
		VCCME[72]	VCCSUS3_3[71]
		VCCME[73]	VCCSUS3_3[72]
		VCCME[74]	VCCSUS3_3[73]
		VCCME[75]	VCCSUS3_3[74]
		VCCME[76]	VCCSUS3_3[75]
		VCCME[77]	VCCSUS3_3[76]
		VCCME[78]	VCCSUS3_3[77]
		VCCME[79]	VCCSUS3_3[78]
		VCCME[80]	VCCSUS3_3[79]
		VCCME[81]	VCCSUS3_3[80]
		VCCME[82]	VCCSUS3_3[81]
		VCCME[83]	VCCSUS3_3[82]
		VCCME[84]	VCCSUS3_3[83]
		VCCME[85]	VCCSUS3_3[84]
		VCCME[86]	VCCSUS3_3[85]
		VCCME[87]	VCCSUS3_3[86]
		VCCME[88]	VCCSUS3_3[87]
		VCCME[89]	VCCSUS3_3[88]
		VCCME[90]	VCCSUS3_3[89]
		VCCME[91]	VCCSUS3_3[90]
		VCCME[92]	VCCSUS3_3[91]
		VCCME[93]	VCCSUS3_3[92]
		VCCME[94]	VCCSUS3_3[93]
		VCCME[95]	VCCSUS3_3[94]
		VCCME[96]	VCCSUS3_3[95]
		VCCME[97]	VCCSUS3_3[96]
		VCCME[98]	VCCSUS3_3[97]
		VCCME[99]	VCCSUS3_3[98]
		VCCME[100]	VCCSUS3_3[99]
		VCCME[101]	VCCSUS3_3[100]

All Ibex Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails

9/14 Change power net from +3V to +3VALW

10/9 Delete R203, C353 and Q15 (Remove SBPWR_EN# Function)

11/11 Change symbol of R161/R167/R170/R175 from 0603 to 0402 package

Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title PCH (8/9) PWR			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	1.0	
Date:	Sunday, April 18, 2010	Sheet	20 of 63

AY7	VSS159	H49	VSS259
B11	VSS160	H5	VSS260
B15	VSS161	J24	VSS261
B19	VSS162	K11	VSS262
B23	VSS163	K43	VSS263
B31	VSS164	K47	VSS264
B35	VSS165	K24	VSS265
B39	VSS165	L14	VSS265
B43	VSS166	L18	VSS266
B47	VSS167	L2	VSS267
B55	VSS168	L22	VSS268
B7	VSS169	L32	VSS269
BG12	VSS170	L36	VSS270
BB12	VSS171	L40	VSS271
BB16	VSS172	L52	VSS272
BB20	VSS173	M12	VSS273
BB24	VSS174	M16	VSS274
BB30	VSS175	M20	VSS275
BB34	VSS176	N38	VSS276
BB38	VSS177	M34	VSS277
BB42	VSS178	M38	VSS278
BB49	VSS179	M42	VSS279
BB5	VSS180	M46	VSS280
BC10	VSS181	M49	VSS281
BC14	VSS182	M5	VSS282
BC18	VSS183	M8	VSS283
BC2	VSS184	M24	VSS284
BC22	VSS185	P11	VSS285
BC32	VSS186	P22	VSS286
BC36	VSS187	P30	VSS287
BC40	VSS188	P32	VSS288
BC44	VSS189	P42	VSS289
BC52	VSS190	P45	VSS290
BH9	VSS191	P47	VSS291
BD48	VSS192	R2	VSS292
BD49	VSS193	R52	VSS293
BD5	VSS194	T12	VSS294
BE12	VSS195	T46	VSS295
BE16	VSS196	T49	VSS296
BE20	VSS197	T5	VSS297
BE24	VSS198	T8	VSS298
BE30	VSS199	T30	VSS299
BE34	VSS200	U30	VSS300
BE38	VSS201	U31	VSS301
BE42	VSS202	U32	VSS302
BE46	VSS203	U34	VSS303
BE48	VSS204	U38	VSS304
BE50	VSS205	U45	VSS305
BE6	VSS206	P38	VSS306
BE8	VSS207	V11	VSS307
BF3	VSS208	P16	VSS308
BF49	VSS209	A28	VSS309
BF51	VSS210	A32	VSS310
BG18	VSS211	A35	VSS311
BG24	VSS212	AH11	VSS312
BG4	VSS213	AH15	VSS313
BG50	VSS214	AH16	VSS314
BH11	VSS215	AH24	VSS315
BH15	VSS216	AH32	VSS316
BH19	VSS217	AH38	VSS317
BH23	VSS218	AH43	VSS318
BH31	VSS219	AH47	VSS319
BH35	VSS220	AH7	VSS320
BH39	VSS221	AJ19	VSS321
BH43	VSS222	AJ2	VSS322
BH47	VSS223	AJ20	VSS323
BH7	VSS224	AJ22	VSS324
C12	VSS225	AJ23	VSS325
C50	VSS226	AJ26	VSS326
D51	VSS227	AJ28	VSS327
E12	VSS228	AJ32	VSS328
E16	VSS229	AJ34	VSS329
E20	VSS230	AT5	VSS330
E30	VSS231	Y19	VSS331
E34	VSS232	Y23	VSS332
E38	VSS233	Y28	VSS333
E38	VSS234	Y30	VSS334
E42	VSS235	Y31	VSS335
E46	VSS236	Y32	VSS336
E48	VSS237	Y38	VSS337
E6	VSS238	Y43	VSS338
E8	VSS239	Y46	VSS339
F49	VSS240	P49	VSS340
F5	VSS241	Y5	VSS341
G10	VSS242	Y6	VSS342
G14	VSS243	Y8	VSS343
G2	VSS244	P24	VSS344
G22	VSS245	T43	VSS345
G32	VSS246	AD51	VSS346
G36	VSS247	AT8	VSS347
G40	VSS248	AD47	VSS348
G44	VSS249	Y47	VSS349
G52	VSS250	AT12	VSS350
AF39	VSS251	AM6	VSS351
H16	VSS252	AT13	VSS352
H20	VSS253	AM5	VSS353
H30	VSS254	AK45	VSS354
H34	VSS255	AK39	VSS355
H38	VSS256	AV14	VSS356
H42	VSS257		
H42	VSS258		

REV1.0

IBEXPEAK-M_FCBGA107

9/14 Change PN of U60 from SA00002KVOL to SA00003NI20

AB16	VSS0	AK30	VSS80
AA20	VSS2	AK31	VSS81
AA22	VSS3	AK32	VSS82
AM19	VSS4	AK34	VSS83
AA24	VSS5	AK35	VSS84
AA26	VSS6	AK43	VSS85
AA28	VSS7	AK46	VSS86
AA30	VSS8	AK49	VSS87
AA31	VSS9	AK5	VSS88
AA32	VSS10	AK8	VSS89
AB11	VSS11	AL2	VSS90
AL2	VSS12	AL52	VSS91
AB15	VSS13	AM11	VSS92
AB30	VSS14	AM22	VSS93
AB31	VSS15	AM24	VSS94
AB32	VSS16	AM26	VSS95
AB38	VSS17	AM28	VSS96
AB43	VSS18	BA42	VSS97
AB47	VSS19	AM30	VSS98
AB5	VSS20	AM32	VSS99
AB8	VSS21	AM34	VSS100
AC2	VSS22	AM35	VSS101
AC52	VSS23	AM38	VSS102
AD11	VSS24	AM39	VSS103
AD12	VSS25	AM42	VSS104
AD16	VSS26	AM44	VSS105
AD23	VSS27	AM46	VSS106
AD30	VSS28	AV22	VSS107
AD31	VSS29	AM7	VSS108
AD32	VSS30	AA50	VSS109
AD34	VSS31	B10	VSS110
AD42	VSS32	AN50	VSS111
AD46	VSS33	AN52	VSS112
AD49	VSS34	AP12	VSS113
R2	VSS35	AP22	VSS114
AD7	VSS36	AP46	VSS115
AE2	VSS37	AP49	VSS116
AE4	VSS38	AP5	VSS117
AE12	VSS39	AP8	VSS118
Y13	VSS40	AR2	VSS119
AH49	VSS41	AR52	VSS120
AU4	VSS42	AT11	VSS121
AF35	VSS43	BA12	VSS122
U31	VSS44	BA19	VSS123
AN34	VSS45	AT32	VSS124
AF45	VSS46	AT36	VSS125
AF46	VSS47	AT41	VSS126
AF49	VSS48	AT47	VSS127
AE5	VSS49	AT7	VSS128
AF8	VSS50	AV12	VSS129
Y20	VSS51	AV16	VSS130
AG52	VSS52	AV20	VSS131
AH11	VSS53	AV24	VSS132
AH15	VSS54	AV30	VSS133
AH16	VSS55	AV34	VSS134
AH24	VSS56	AV38	VSS135
AV18	VSS57	AV42	VSS136
AH43	VSS58	AV46	VSS137
AH47	VSS59	AV49	VSS138
AV18	VSS60	AV5	VSS139
AH7	VSS61	AV8	VSS140
AJ19	VSS62	AW14	VSS141
AJ2	VSS63	AW18	VSS142
AJ20	VSS64	AW2	VSS143
AJ22	VSS65	BF9	VSS144
AJ23	VSS66	AW32	VSS145
AJ26	VSS67	AW36	VSS146
AJ28	VSS68	AW40	VSS147
AJ32	VSS69	AW52	VSS148
AJ34	VSS70	AY11	VSS149
AT5	VSS71	AY43	VSS150
A14	VSS72	AY47	VSS151
AK12	VSS73	AY49	VSS152
AM41	VSS74	AY52	VSS153
AN19	VSS75	AY54	VSS154
AK26	VSS76	AY55	VSS155
AK22	VSS77	AY56	VSS156
AK23	VSS78	AY57	VSS157
AK28	VSS79	AY58	VSS158

REV1.0

IBEXPEAK-M_FCBGA107

9/14 Change PN of U60 from SA00002KVOL to SA00003NI20

1. dGPU Power On at Post

- Check DGPU_PRSN# (GPIO37) is low
- Hold DGPU_HOLD_RST# (GPIO16) low, and wait for 100ms
- Set DGPU_PWR_EN (GPIO36) high, and wait for 100ms
- If, after 100 ms, VGA_PWROK_BUF (GPIO17) is not asserted high, then it is a fatal error
- Set DGPU_HOLD_RST# pin high and wait 100ms
- DGPU_SELECT is high

2. dGPU Power On at Runtime

- 3 interposer
 - DGPU_HOLD_RST# held low
 - DGPU_PWR_EN held high to turn on dGPU
 - Delay 300ms
- DGPU_HOLD_RST# held high

3. dGPU Power OFF at Runtime

- Set DGPU_HOLD_RST# low
- Set DGPU_PWR_EN low

DGPU_PWR_EN:
-Driven by BIOS to turn on/off discrete graphic power.

VGA_PWROK_BUF:
-Driven by dGPU VR to indicate the power status to PCH.
-Used to enable clocks to dGPU.






DGPU_HOLD_RST#:
-Discrete Graphic Enable signal. Controlled by BIOS and driven by PCH GPIO.
-Used to gate with Platform Reset to enable the Reset for dGPU.

DGPU_SELECT:
-Select line for MUX to control the Display from iGPU or dGPU
-Needs to be controlled by BIOS.


DGPU_PWM_SELECT#
-Select line for MUX to control Backlight Inverter from iGPU or dGPU.

EDID_SELECT#
-Select line for MUX to control EDID from iGPU or dGPU.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS & PCH XDP Port	
Size	Document Number	NCQF0 M/B LA-5981P Schematic		Rev 1.0	
Date:	Sunday, April 18, 2010	Sheet	21	of 63	



216-0772000 MADISON
 10/6 Change symbol of U54 to Madison-M2
 M96 P/N : SA00002UQ50 (S IC 216-0729042-00 A13 M96 FCBGA962 0FA)



216-0772000 MADISON
 10/6 Change symbol of U54 to Madison-M2
 MAD@



Security Classification	Compal Secret Data	Mannhattan PCIE / LVDS	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	Mannhattan PCIE / LVDS		
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	0	
Date:	Sunday, April 18, 2010	Sheet	22 of 63





Strap Name		Pin Straps description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
CONFIG[1] CONFIG[2] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
SMS_EN_HARD	H2SYNC	Can be unconnected if not used.	0
VIP_DEVICE STRAP_DIS	V2SYNC	Can be unconnected if not used.	0


Madison Pro

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
ATI(8pcs)1GB	0	1	0	0
Samsung(8pcs)1GB	0	1	0	1
Hynix(8pcs)1GB	0	1	1	0
Samsung(8pcs) 128*16	1	1	0	1
Hynix(8pcs) 128*16	1	1	1	0

Broadway Pro






Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
ATI(8pcs)1GB	0	1	0	0
Samsung(8pcs)1GB	0	1	0	1
Hynix(8pcs)1GB	0	1	1	0
Samsung(8pcs) 128*16	1	1	0	1
Hynix(8pcs) 128*16	1	1	1	0





MEMORY INTERFACE A

MEMORY INTERFACE B







	M96	Broadway
R127	4.7k Ohm SD02870180	10k Ohm SD028100280
R512	0 Ohm SD02800080	51 Ohm SD028510A80
R126	4.7k Ohm SD02870180	DNT
C241	1000 pF SE074102K80	68 pF SE071680J80

Security Classification	Compal Secret Data
Issued Date	2009/08/25
Deciphered Date	2010/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		Mannhattan Memory	
Title	Document Number	Size	Rev
	NCQF0 M/B LA-5981P Schematic	Customer	1.0
Date:	Sunday, April 18, 2010	Sheet:	24 of 63







10/6 Change symbol of U54 to Madison-M2




Security Classification	Compal Secret Data
Issued Date	2009/08/25
Deciphered Date	2010/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Mannhattan Power/GND	
Title	NCQF0 M/B LA-5981P Schematic
Size	1.0
Customer	
Date	Sunday, April 18, 2010
Sheet	26 of 63










Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	VRAM DDR3 / Channel A	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Rev
Customer	Document Number	Date	Sheet	of	
	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010	27	63	



Security Classification	2009/08/25	Compal Secret Data	2010/08/25
Issued Date	2009/08/25	Deciphered Date	2010/08/25
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</p>			
<p>VRAM DDR3 / Channel B</p>			
Date:	Sunday, April 18, 2010	Sheet:	238 of 63




1/14 Change PN of Q6 from SB00000A000 to SB00000D900(material issue)





Security Classification	Compal Secret Data	Deciphered Date	2010/08/25	Title	LVDS Connector
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Size	Document Number
				Custom	NCF0 M/B LA-5981P Schematic
				Date	Sunday, April 18, 2010
				Page	29 of 63

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

CRT Connector




9/10 Change U17 from SA000026Y00 to SA00003B300
Michael




Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2009/08/25	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size B	Document Number	Date		Rev
	NCCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		1.0
			Sheet	30 of 63


Place closed to JHDMI1
9/14 Change Bom structure from DIS @ to VGA@




9/23 Change symbol of Q61 to SOT23-3



4/2 Change PN of Q61 from SB570020110 to SB000008J10




9/14 Add Q85 (By Vivian)




9/14 Change Bom structure of C44/C48 from DIS @ to @
1/14 Change PN of Q85 from SB00000AR00 to SB00000D900(material issue)


10/5 Change Bom structure of Q85 from DIS @ to VGA@




10/28 Del RP26, Add R772/R781=0 ohm(0402_5%)




10/28 Del RP27, Add R784/R785=0 ohm(0402_5%)




10/28 Del RP28, Add R787/R788=0 ohm(0402_5%)





10/28 Del RP29, Add R792/R794=0 ohm(0402_5%)



9/11 Add R20=10Kohm




9/14 Add R538/R544 by Vivian



11/9 Change symbol of JHDMI1 from SP060003Z00 to DC232000A00


0914 Change to RP
Michael



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	HDMI Level Shife & Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Custom	NCQF0 M/B LA-5981P Schematic				
Date:	Sunday, April 18, 2010	Sheet	31	of 63	


HDD

SATA HDD Conn.



ODD

SATA ODD Conn.




Dr-Bios.com





Security Classification	Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title HDD & ODD Connector		
Size B	Document Number NCQF0 M/B LA-5981P Schematic	Rev 1.0
Date:	Sunday, April 18, 2010	Sheet 32 of 63

11/13 Change symbol of R800 from 1206 package to 0805 package







	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1



Security Classification		Compal Secret Data		Title	
Issued Date	2009/03/25	Deciphered Date	2010/03/25	Broadcom BCM57780	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Doc Number
				Custom	NCQF0 M/B LA-5981P Schematic
				Date	Flw
				Sunday, April 18, 2010	1.0
				Sheet	33 of 63

LAN Connector





Dr-Bios.com




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45 NCQF0 M/B LA-5981P Schematic Rev 1.0	
Date:	Sunday, April 18, 2010	Sheet	34	of	63

Lid Switch


(Hall Effect Switch)




Touch Pad




10/05 Change part number from SP01000H400 to SP01000H200 Michael



RTC










CIR






Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
	NCQF0 M/B LA-5981P Schematic			
Date:	Sunday, April 18, 2010	Sheet	35	of 63



eSATA



HS USB Port



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB / eSATA	
Size	Document Number	Date		Rev	
Custom	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		1.0	
Date				Sheet	36 of 63








SD,MMC,MS, xD multi-function pin define


MDIO PIN Name	SD/MMC PIN Name	MS Card PIN Name	xD Card PIN Name
MDIO00	SD7-DAT0	MS4-DATA0	XD10-D0
MDIO01	SD8-DAT1	MS3-DATA1	XD11-D1
MDIO02	SD9-DAT2	MS5-DATA2	XD12-D2
MDIO03	SD1-DAT3	MS7-DATA3	XD13-D3
MDIO04	SD2-CMD	MS2-BS	XD07-WE
MDIO05	SD5-CLK	MS8-SCLK	XD04-CE
MDIO06	SD-WP		XD08-WP
MDIO07			XD05-CLE
MDIO08			XD14-D4
MDIO09			XD15-D5
MDIO10			XD16-D6
MDIO11			XD17-D7
MDIO12			XD03-RE
MDIO13			XD02-R/B
MDIO14			XD06-ALE
CR1_LEDN			
CR1_PCTLN			
CR1_CD0N	SD-CD		XD01-CD
CR1_CD1N		MS6-INS	XD01-CD

NOTE


12/2 JMB380B-Mount D7/R24/R30,R849 use 8.2K ohm
 12/2 JMB380C-Del D7/R24/R30, mount R853,R849 use 12K ohm




Close to Chip



9/1 1394 Differential Pairs=110 ohm




5 IN 1 CardRead






Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Card Reader JMB380		
Size	Document Number	Rev
Custom	NCQF0 M/B LA-5981P Schematic	1.0
Date	Sunday, April 18, 2010	Sheet 37 of 63



10/05 Change JMINI1 part number from SP01000I100 to SP01000FP00
Michael








11/23 Change symbol of JMINI2 from SP01000I100 to SP01000JG00(H:4mm to H:5.2mm)

11/9 Change symbol of R41 from SD028100280 to SD028100380(10k ohm to 100k ohm)



Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title WLAN&MINI			
Size Custom	Document Number NCQF0 M/B LA-5981P Schematic	Rev 1.0	
Date:	Sunday, April 18, 2010	Sheet	38 of 63

For EC Tools



9/14 Add By Vivian(EMI suggest)
 0.1U_0402_16V4Z 2 1 @ EC_KBRST#
 <EMI>



12/11 Change PN of U38 from SA00001J580 to SA00001J5A0(Rev:D3 to E0)

12/ 11 Change R365 from 100K to 0 ohm(Follow EC request)

9/1 Change net to ENCODER_DIR

11/11 Add R273=@ 0 ohm(Follow NAU00)

2/25 Add R430/R442/R446

10/1 ENE Recommend

10/1 EC Recommend

1/14 Change value of C518/C519 from 15pF to 18pF

11/9 Add R459













4/15 Change PN of SW2/SW3 from SN100001C00 to SN100003R00

4/1 Change footprint of SW2/SW3 from SW_SKRELGE010_2P to SW_NTC317-AB1G-C220C_2P


12/8 Add C548/C550/C562/C595-C601=@ 100pF(Avoid switching noise)

9/14 Change description and value of L36.

10/1 ENE Recommend






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	EC ENE KB926
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPENS CONTAINING DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	NCQF0 M/B LA-5981P Schematic	Rev	1.0
Date	Sunday, April 18, 2010	Sheet	39	of	63



KSO16	C448	1	2	@100P_0402_50V8J
KSO17	C447	1	2	@100P_0402_50V8J
KSO15	C449	1	2	@100P_0402_50V8J
KSO14	C450	1	2	@100P_0402_50V8J
KSO13	C451	1	2	@100P_0402_50V8J
KSO12	C452	1	2	@100P_0402_50V8J
KSI0	C446	1	2	@100P_0402_50V8J
KSO11	C453	1	2	@100P_0402_50V8J
KSO10	C454	1	2	@100P_0402_50V8J
KSI1	C445	1	2	@100P_0402_50V8J
KSI2	C444	1	2	@100P_0402_50V8J
KSO9	C455	1	2	@100P_0402_50V8J
KSI9	C443	1	2	@100P_0402_50V8J
KSO8	C456	1	2	@100P_0402_50V8J
KSO7	C457	1	2	@100P_0402_50V8J
KSO6	C458	1	2	@100P_0402_50V8J
KSO5	C459	1	2	@100P_0402_50V8J
KSO4	C460	1	2	@100P_0402_50V8J
KSO3	C461	1	2	@100P_0402_50V8J
KSI4	C442	1	2	@100P_0402_50V8J
KSO2	C462	1	2	@100P_0402_50V8J
KSO1	C463	1	2	@100P_0402_50V8J
KSO0	C464	1	2	@100P_0402_50V8J
KSI5	C441	1	2	@100P_0402_50V8J
KSI6	C440	1	2	@100P_0402_50V8J
KSI7	C439	1	2	@100P_0402_50V8J

9/10 Change Bom structure to @(C439-C464)
 12/11 Change Bom structure to mount(C462-C464)




Dr-Engineer.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector Document Number NCQF0 M/B LA-5981P Schematic Rev 1.0 Date: Sunday, April 18, 2010 Sheet 40 of 63


Power Button

ON/OFF switch





100P_0402_50V8J 1 || 2 C585 ON/OFFBTN#
12/7 Add C585=100pF(Avoid noise)

Power ON Circuit





VS_ON @C586 2 || 1 100P_0402_50V8J
DGPU_PWR_EN# @C591 2 || 1 100P_0402_50V8J
12/7 Add C586/C591=@100pF(Avoid noise)

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Power OK/PBN/TP Lock/LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 1.0
Date: Sunday, April 18, 2010				Sheet 41	of 63



HD Audio Codec





capacitor close to CODEC as possible

Place close to Codec

Sense Pin	Impedance	Codec Signals	
SENSE A	20K	PORT-A (PIN 39, 41)	
		PORT-B (PIN 21, 22)	
		PORT-C (PIN 23, 24)	
SENSE B	39.2K	PORT-E (PIN 32, 34)	
		20K	PORT-F (PIN 33, 35)
			PORT-H (PIN 37)


9/14 Add By Vivian(EMI suggest)



Security Classification	Compal Secret Data
Issued Date	2009/08/25
Deciphered Date	2010/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Title	
Compal Electronics, Inc.	
HD Audio Codec ALC669X	
Size B	Document Number
	NCQF0 M/B LA-5981P Schematic
Date:	Sunday, April 18, 2010
Sheet	42 of 63
Rev	1.0




Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Amplifier & Audio Jack&USB
Size	Document Number	Date		Rev
Custom	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		1.0
		Sheet	43	of 63

Dr-Bios.com

FAN1 Conn




Screw




NON-PDH

2/25 Change footprint of H22









Dr-Engine.com





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole NCQF0 M/B LA-5981P Schematic Rev 1.0
Size	Document Number	Date	Sunday, April 18, 2010	Sheet 44 of 63



10/9 Delete R428, R431 and Q36
(Remove SBPWR_EN# Function)





Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size B	Document Number	Date:		Rev	
	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		I Sheet 45 of 63	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA DC Interface	
Size	Document Number	Date		Rev	
B	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		1.0	
				Sheet	63 of 63

On board conn is DC301001Y00
 Cable is DC301009E00 (Blue)
 2nd is DC30100AE00 (Blue)




Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V



Dr-Bios.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN & DETECTOR	
Size	Document Number	Customer	Rev		
	NCQFO M/B LA-5981P Schematic		0.1		
Date:	Sunday, April 18, 2010	Sheet	47	of 62	






Reference only!! Not SPEC

PH1 under CPU botten side :




CPU thermal protection at about 92 degree C
 Recovery at about 56 degree C

PH2 under FAN down side :

CPU thermal protection at about 82 degree C
 Recovery at about 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number	Rev			
Custom	NCQF0 M/B LA-5981P Schematic	0.1			
Date:	Sunday, April 18, 2010	Sheet	48	of	62



ACIN

Precharge detector			
	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V


Dr-Bios.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PRECHARGE Document Number NCQF0 M/B LA-5981P Schematic
Date:	Sunday, April 18, 2010	Sheet	49	of 62

Iada=0~4.74A (90W/19V=4.737A)
 Iada=0~3.42A (65W/19V=3.421A)

$ADP_I = 19.9 * I_{adapter} * R_{sense}$

90W: CP = 85% * Iada ; CP = 4.026A
 65W: CP = 85% * Iada ; CP = 2.908A






CP mode
 $I_{input} = (1/0.02) (0.05 * Va_{clm} / 2.39 + 0.05)$
 where $Va_{clm} = 0.396V (65W), 1.463V (90W)$
 So, $I_{input} = 2.915A (65W), 4.030A (90W)$
 For 120W
 PR47 change to 15mΩ, $Va_{clm} = 1.463V (120W)$
 So, $I_{input} = 5.373A (120W)$

CC=0.22-4.48A
 $I_{ref} = 0.7297 * I_{charge}$
 $\Rightarrow Ki = 0.7297$
 $I_{REF} = 0.159V - 3.269V$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

LI-3S : 13.5V --- BATT-OVP=1.5016V
LI-4S : 18.0V --- BATT-OVP=2.0021V
BATT-OVP=0.1112 * VMB
Per cell=4.5V





$$I_{ocp} = (I_V + I_2) / 1.3;$$

$$I_V = (5\mu A * 301K) / (10 * 18m) = 8.36A;$$


$$I = (19 - 5) / 19 * 4.7UH * 400K = 1.96A;$$

$$I_{ocp} = (8.36 + 1.96 / 2) = 9.34A$$



Dr-Bios.com

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date		Sheet	Rev
	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		51 of 62	0.1


Layout note:
Keep the FB trace as short as possible.
Don't place test points on FB trace if possible.



Layout note:
Place across PIN7-"IN"and PIN9-"GND"




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP/+0.75VSP	
Size	Document Number	Rev	0.1		
Customer	NCOR0 M/B LA-5981P Schematic	Date:	Sunday, April 18, 2010	Sheet	52 of 62



Security Classification	Compal Secret Data		
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title +1.0VSDGPU			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	0.1	
Date:	Sunday, April 18, 2010	Sheet	53 of 62




Layout Note:
Place near V5FILT Pin

$VFB=0.75V$
 $V_o=VFB * (1+PR156/PR150)=1.1V$
 $Ton=19E-12 * Ron * ((2/3) * V_o + 150mV) / (Vin) + 50ns = 2.4E-7$
 $Freq=282KHz$
 $Cesr=15m\ ohm$
 $Ipeak=4.60A\ I_{max}=2.70A$
 $\Delta I = ((19.5-1.0) * (1.0/19.5)) / (L * Freq) = 1.48A$
 $V_{trip} = R_{trip} * I_{10uA} = 0.0787V$
 $I_{ocp-min}=5.96A$
 $I_{ocp-max}=6.01A$
 $I_{ocp}=5.96-6.01A$

GPIO 6	Broadway PRO	
VDDCI_VID	VDDCI Voltage Level	Comment
0	1.00 V	Default
1	0.90 V	


Dr-Bios.com



Dr-Bios.com


Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title			
1.5VP / 1.05VSP			
Size	Document Number	Rev	
Custom	NCQF0 M/B LA-5981P Schematic	0.1	
Date:	Sunday, April 18, 2010	Sheet	55 of 62



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title +1.1VS_VTTP
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Document Number Customer NCQF0 M/B LA-5981P Schematic Rev 0.1 Date: Sunday, April 18, 2010 Sheet 56 of 62

Dr-Bios.com





$I_{max}=15.4A$
 $I_{peak}=22.0A$
 $OCP=27.5A$

$DCR=1.1m\Omega \pm 7\%$
 0.45UH_PCBM104T-R45MN_25A_20%


Material Note:
 330uF/6 mΩ, number are 3, PW 1, HW 2, 1 of HW is backup

Rds=4.5mΩ (typ)
 Rds=5.6mΩ (max)
Place close to inductor on the same layer


Avoid high dV/dt

Connect to input caps

Shortest the net trace



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2007/09/20		2008/09/20		+VGFX COREP	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
C	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010		58	0.1
				of	62



PH0	PH1	# of PH
0	0	1
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	0.85	50	1.9m	37	35
Auburndale 35W	0.85	38	1.9m	29	27
Clarksfield SV	0.95	52	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

ADP3212MNR2G_QFN48_7X7

Layout note:
Boost Parts close

Close IC

Layout note:
Close to PHASE 1
inductor on the same layer

Connect to input caps

Layout note:
Close Phase 1 MOS


Layout note:
Close CPU pin

New P/N for 220K B=4700
SL200000500 (Panasonic)
SL200000100 (Thinking)

Shortest the
net trace

0603 package
at least


Avoid high dV/dt



Version change list (P.I.R. List)


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Modify chager circuit	Design change	0.1	48	Change BQ24751 to ISL6251	2009 10/07	EVT
2	During shutdown, GFX has a pulse	Make GFX_EN pull down quickly	0.1	58	Add PD15 to connect GFX_EN and VS_ON	2009 11/02	EVT
3	Park XT SPEC change	More display performance	0.1	57	Change PR176 from 31.6kΩ to 43.2kΩ(SD034432280) Change PR179 from 9.53kΩ to 8.87kΩ(SD034887180) Change PR181 from 64.9kΩ to 25.5kΩ(SD034255280)	2009 11/05	EVT
4	ME height not enough	Prevent EL-cap. to knock the door	0.1	51	Change PC56 from 330uF 6L to 220uF 4.5L(SF000002Y00)	2009 11/11	EVT
5	Cost review	Cost down	0.1	57	Change PC124 from 6mΩ to 10mΩ(SF000002O00)	2009 11/11	EVT
6		Tune OCP	0.1	58	Change PR294 from 6.98kΩ to 7.15kΩ(SD034715180) Change PR299 from 10.7kΩ to 11kΩ(SD034110280)	2009 11/11	EVT
7		Tune OCP & Imon	0.1	59	Change PR239 from 499kΩ to 4.53kΩ(SD034453180) Change PC162 from 0.082uF to 0.1uF(SE076104KM8) Change PR258 from 1.91kΩ to 2.05kΩ(SD034205180) Change PR264 from 73.2kΩ to 71.5kΩ(SD034715280) Change PR263, PR264 from 120kΩ to 127kΩ(SD014127380) Change PR258 from 1.91kΩ to 2.05kΩ(SD034205180)	2009 11/11	EVT
8							
9	Not enough space	Not enough space	0.1	52	Change PL6 from 10x10 to 7x7(SH000006I80)	2009 11/12	EVT
10	HW Jason request	Add new VGA voltage table	0.1	57	Add PR176,PR179,PR181 virtual parts	2009 11/19	EVT
11	Design review	1.5V change APW7138 to TPS51117	0.1	55		2009 11/19	EVT
12	Design review	Provide GFX output a reference	0.1	58	Add PR310,PR311	2009 12/03	EVT
13	S3 resume shutdown	Make sure 0.75V high later than 1.5V and low earlier than 1.5V	0.1	52	Add PD15	2009 12/08	EVT
14	Design review	1.5V tune output voltage	0.2	55	Change PR278 from 59kΩ to 124kΩ(SD034124380) Change PR279 from 24kΩ to 124kΩ(SD034124380) Change PR208 from 9.09kΩ to 16.9kΩ(SD034169280)	2009 12/15	DVT
15	Power OFF sequence	+1.0vsdgpu need power down within 20ms	0.2	53	Add PQ65	2010 01/05	DVT
16	HW request raise 1% voltage	1.5V tune output voltage	0.2	55	Change PR279 from 124kΩ to 127kΩ(SD034127380)	2010 01/07	DVT
17	OTP activity	Have a pull high	0.2	48	Enable PR23	2010 01/07	DVT
18	EMI solution	Add bypass cap from B+ to Gnd	0.2	59	Add PC184,PC190,PC204,PC205,PC206	2010 01/08	DVT
19	GFX character	Improve Imon, Loadline	0.2	58	Change PR294 from 7.15kΩ to 7.32kΩ(SD034732180) Change PR308 from 43.2kΩ to 53.6kΩ(SD034536380)	2010 01/08	DVT
20	CPU character	Improve Imon, Loadline, Transient	0.2	59	Change PR239 from 4.53kΩ to 4.42kΩ(SD0000004J80) Change PC176 from 390pF to 680pF(SE074681K80)	2010 01/08	DVT
21	Costdown	Change pack from 1206 to 0805	0.2		Change PC79,PC80,PC88,PC89,PC97,PC98 from 1206 to 0805(SE0000006R80)	2010 01/08	DVT
22	Tune sequence	GPU_core need ramp up before VDDCIP	0.2	54	Change PR131 from 10kΩ to 57.6kΩ(SD034576280)	2010 01/08	DVT
23	Run 3D Mark hang	Improve GPU character	0.2	57	Change PLL1 from 0.56uH to 0.36uH(SH000005680) Change PR169 from 2.43kΩ to 3.92kΩ(SD034392180) Change PR176 from 31.6kΩ to 25.5kΩ(SD034255280) Change PR184 from 68.1kΩ to 64.9kΩ(SD034649280) Change PR137 from 6.65kΩ to 7.87kΩ(SD034787180)	2010 01/13	DVT

Delete
2009
11/05



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NCFO M/B LA-5981P Schematic
				Date:	Sunday, April 18, 2010
				Sheet	60 of 62
				Rev	0.1


NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
01/05		P.40	PWR_LED# connect from +3VALW to +3VS; PWR_SUSP_LED# conector from +3VS to +3VALW	
01/05		P.10	JDIMM1 and JDIMM2 location swap	
01/05		P.47~60	upgrade PWR schematic	
01/06		P.31	Change net name of Q85.pin2/5 from +3VS to +3VS_DELAY	
01/06		P.35	Add one Lid Switch schematic for reserve	
01/08		P.47~60	upgrade PWR schematic	
01/08		P.42	Add two of 300 ohm bead for DMIC_CLK and SPDIF signal(L6/L8)	
01/11		P.47~60	upgrade PWR schematic	
01/11		P.40	Reserve R120=300 ohm pull-high to +3VALW	
01/11		P.18	Change net name of Q23.pin2 from VGA_HDMI_DET to HDMI_HPD	
01/12		P.25	Add C602=330uF to decrease ripple of +GPU_CORE	
02/25		P.23	Change net connection(from R45.2 to Q7.1)	
02/25		P.29	Add R37=SG@ 0 ohm connect between DPST_PWM_1 and INVT PWM	
02/25		P.34	Add C936~C938=mount 0.1uF for slove EMI issue	
02/25		P.39	Add R430/R442/R446=mount 10k ohm pull-high to +3VALW	
02/25		P.39	Change Bom structure of R421/R422/R431 from mount to reserve	
02/25		P.47~63	upgrade PWR schematic	
03/01		P.5	Del XDP schematic(JP5/R89/R92/R93/R96/C168/R86/R657/R663)	
03/01		P.14	Add R326/R345/R782/R796(for use JMB380 Ver.C)	
03/01		P.14	Add Q49/Q50(for use JMB380 Ver.C)	
03/01		P.47~63	upgrade PWR schematic	
03/02		P.37	Add R718/C168 (for reset)	
03/31		P.23	Add Update VRAM Table	
03/31		P.43	Change value of R4 from 4.7K ohm to 5.62K ohm	
03/31		P.43	Change value of C3 from 0.1uF to 0.033uF	
03/31		P.36	Change Bom structure of R654/R658/R280/R281/R324/R331 from mount to @	
03/31		P.36	Change Bom structure of L32/L33/L69 from @ to mount	
03/31		P.36	Change symbol and PN of L32/L33/L39 from SM070001310 to SM070000K00	
03/31		P.24	Change Bom structure of R83 from SG@ to MAD@	
04/01		P.39	Change footprint of SW2/SW3 from SW_SKRELGE010_2P to SW_NTC317-AB1G-C220C_2P	
04/02		P.23	Change PN of Q9 from SB00000D900 to SB00000DH00	
04/02		P.29	Change PN of Q6/Q80/Q81 from SB00000D900 to SB00000DH00	
04/02		P.30	Change PN of Q84 from SB00000D900 to SB00000DH00	
04/02		P.31	Change PN of Q85 from SB00000D900 to SB00000DH00	
04/02		P.31	Change PN of Q61 from SB570020110 to SB000008J10	
04/02		P.43	Change PN of Q69 from SB00000D900 to SB00000DH00	
04/02		P.45	Change PN of Q40/Q41/Q42/Q43 from SB00000D900 to SB00000DH00	
04/02		P.46	Change PN of Q35/Q47 from SB00000D900 to SB00000DH00	
04/15		P.39	Change PN of SW2/SW3 from SN100001C00 to SN100003R00	
04/15		P.41	Change Bom structure of SW1 from mount to @	
04/18		P.29	Add LVDS schematic(U13/U31/C204/C187=@)	
04/18		P.40	Add R51=@ 0 ohm	
04/18		P.47~63	upgrade PWR schematic	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR	
Size	Custom	Document Number	NCQF0 M/B LA-5981P Schematic		Rev
Date:	Sunday, April 18, 2010	Sheet	61	of	63

COMPAL CONFIDENTIAL

MODEL NAME: *KBLA0 Power Sequence Block Diagram*
 PCB NAME: *LA4811P*
 REVISION:
 DATE: *2008/12/04*




Dr-Bios.com

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Title	
Custom	NCQF0 M/B LA-5981P Schematic ^{0,1}	Power Sequence Block Diagram	
Date:	Sunday, April 18, 2010	Sheet	62 of 62

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	EMI request	Cut-in snubber and couple cap on B+	0.2		Enable 3V/5V/1.5V/1.05V/VTT/GPU snubber	2010 01/13	DVT
25	Buyer request	Costdown	0.2		Change PU10,PU11,PU12 from TPS51117 to G5603(SA00003HM00)	2010 01/14	DVT
26	HW/Ivan request	Raise voltage 2%(Arrendale only)	0.3	56	Change PR153 from 4.99KΩ to 5.36KΩ(SD034536180)	2010 02/11	PVT
27	The same setting for 2nd source	Fix 5V for all IC	0.3	51	Disable PR87	2010 02/23	PVT
28	GPU output cap add 330uF for hang issue	Tune VDDCIP sequence and Power common design	0.3	54	Change PR131 from 57.6KΩ to 301KΩ(SD034301380) Net +5VALW instead of +5VSDGPU	2010 02/23	PVT
29	EMI request	Cut-in snubber and boost res.	0.3		Change PR122,PR142,PR236,PR249,PR275 from 0Ω to 2.2Ω(SD013220B80) Add PR238,PR251 to 4.7Ω Add PC161,PC173 to 470pF	2010 02/25	PVT
30	65/90# only low signal	Fix adapter mode	0.4	50	Disable PR73, PQ24	2010 03/23	Pre-MP
8	Protect logic deformation	Add PH2 function	0.4	48	Change PR23 from 0Ω to 29.4Ω(SD034294280) Add PR27, PH2	2010 03/23	Pre-MP
9	Improve anti-noise	Reduce voltage divider	0.4	54	Change PR138 from 43k to 2.05k(SD034205180) Change PR139 from 124k to 5.9k(SD034590180) Change PR283 from 60.4k to 2.87k(SD034287180)	2010 03/26	Pre-MP
10	Improve anti-noise	Reduce voltage divider	0.4	55	Change PR278 from 124k to 5.9k(SD034590180) Change PR279 from 127k to 6.04k(SD034604180) Change PR127 from 24k to 1.15k(SD034115180) Change PR128 from 59k to 2.8k(SD034280180)	2010 03/26	Pre-MP
11							
12	Cut-in 120W adapter	Tune a CP setting for 120W adapter	0.4	50	Change PR47 from 0.02 to 0.015(SD000001E00)	2010 03/26	Pre-MP
13	Modify VGA voltage table	Rise Broadway voltage to the same to Park	0.4	57	Change PR179 from 9.53 to 8.87 Change PR181 from 64.9 to 43.2	2010 04/16	Pre-MP
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NCF0 M/B LA-5981P Schematic
				Date:	Sunday, April 18, 2010
				Sheet	63 of 63