


# JV50-TR\_8VRAM Block Diagram

Project code: 91.4FN01.001  
 PCB P/N : 48.4FN02.001  
 REVISION : 09927-1



SYSTEM DC/DC RT8205A 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A)
	3D3V_S5(6A)
SYSTEM DC/DC TPS51124 47	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0(7.5A)
	1D2V_S0(4A)
SYSTEM DC/DC RT8209B 48	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(11A)
G9661 49	
5V_S5	1D1V_M92
RT9161 49	
3D3V_S0	2D5V_S0(200mA)
G957 49	
3D3V_S0	1D5V_S0(1A)
G9161 49	
3D3V_S5	1D2V_S5(400mA)
CHARGER MAX8731 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC ISL6265AHR 45	
INPUTS	OUTPUTS
	VCC_CORE_S0_0 0~1.55V 18A
DCBATOUT	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A

JV50-TR8

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **JV50-TR8** Rev: -1

Date: Monday, October 05, 2009 Sheet 1 of 63

Dr-Bios.com





State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P7	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V

- 8 HT\_NB\_CPU\_CAD\_H0
- 8 HT\_NB\_CPU\_CAD\_L0
- 8 HT\_NB\_CPU\_CAD\_H1
- 8 HT\_NB\_CPU\_CAD\_L1
- 8 HT\_NB\_CPU\_CAD\_H2
- 8 HT\_NB\_CPU\_CAD\_L2
- 8 HT\_NB\_CPU\_CAD\_H3
- 8 HT\_NB\_CPU\_CAD\_L3
- 8 HT\_NB\_CPU\_CAD\_H4
- 8 HT\_NB\_CPU\_CAD\_L4
- 8 HT\_NB\_CPU\_CAD\_H5
- 8 HT\_NB\_CPU\_CAD\_L5
- 8 HT\_NB\_CPU\_CAD\_H6
- 8 HT\_NB\_CPU\_CAD\_L6
- 8 HT\_NB\_CPU\_CAD\_H7
- 8 HT\_NB\_CPU\_CAD\_L7
- 8 HT\_NB\_CPU\_CAD\_H8
- 8 HT\_NB\_CPU\_CAD\_L8
- 8 HT\_NB\_CPU\_CAD\_H9
- 8 HT\_NB\_CPU\_CAD\_L9
- 8 HT\_NB\_CPU\_CAD\_H10
- 8 HT\_NB\_CPU\_CAD\_L10
- 8 HT\_NB\_CPU\_CAD\_H11
- 8 HT\_NB\_CPU\_CAD\_L11
- 8 HT\_NB\_CPU\_CAD\_H12
- 8 HT\_NB\_CPU\_CAD\_L12
- 8 HT\_NB\_CPU\_CAD\_H13
- 8 HT\_NB\_CPU\_CAD\_L13
- 8 HT\_NB\_CPU\_CAD\_H14
- 8 HT\_NB\_CPU\_CAD\_L14
- 8 HT\_NB\_CPU\_CAD\_H15
- 8 HT\_NB\_CPU\_CAD\_L15
- 8 HT\_NB\_CPU\_CLK\_H0
- 8 HT\_NB\_CPU\_CLK\_L0
- 8 HT\_NB\_CPU\_CLK\_H1
- 8 HT\_NB\_CPU\_CLK\_L1
- 8 HT\_NB\_CPU\_CTL\_H0
- 8 HT\_NB\_CPU\_CTL\_L0
- 8 HT\_NB\_CPU\_CTL\_H1
- 8 HT\_NB\_CPU\_CTL\_L1

SKT-CPU638P.DANUB  
**62.10055.111**  
 2ND = 62.10055.251  
**SKT-BGA638H176**

- AD1
- AC1
- AC2
- AC3
- AB1
- AA1
- AA2
- AA3
- W2
- W3
- V1
- U1
- U2
- U3
- T1
- R1
- AD4
- AD3
- AD5
- AB4
- AB3
- AB5
- AA5
- W5
- W4
- V3
- V5
- U5
- T4
- T3
- Y1
- W1
- Y4
- Y3
- R2
- R3
- R4
- T5
- R5
- HT\_CPU\_NB\_CAD\_H0
- HT\_CPU\_NB\_CAD\_L0
- HT\_CPU\_NB\_CAD\_H1
- HT\_CPU\_NB\_CAD\_L1
- HT\_CPU\_NB\_CAD\_H2
- HT\_CPU\_NB\_CAD\_L2
- HT\_CPU\_NB\_CAD\_H3
- HT\_CPU\_NB\_CAD\_L3
- HT\_CPU\_NB\_CAD\_H4
- HT\_CPU\_NB\_CAD\_L4
- HT\_CPU\_NB\_CAD\_H5
- HT\_CPU\_NB\_CAD\_L5
- HT\_CPU\_NB\_CAD\_H6
- HT\_CPU\_NB\_CAD\_L6
- HT\_CPU\_NB\_CAD\_H7
- HT\_CPU\_NB\_CAD\_L7
- HT\_CPU\_NB\_CAD\_H8
- HT\_CPU\_NB\_CAD\_L8
- HT\_CPU\_NB\_CAD\_H9
- HT\_CPU\_NB\_CAD\_L9
- HT\_CPU\_NB\_CAD\_H10
- HT\_CPU\_NB\_CAD\_L10
- HT\_CPU\_NB\_CAD\_H11
- HT\_CPU\_NB\_CAD\_L11
- HT\_CPU\_NB\_CAD\_H12
- HT\_CPU\_NB\_CAD\_L12
- HT\_CPU\_NB\_CAD\_H13
- HT\_CPU\_NB\_CAD\_L13
- HT\_CPU\_NB\_CAD\_H14
- HT\_CPU\_NB\_CAD\_L14
- HT\_CPU\_NB\_CAD\_H15
- HT\_CPU\_NB\_CAD\_L15
- HT\_CPU\_NB\_CLK\_H0
- HT\_CPU\_NB\_CLK\_L0
- HT\_CPU\_NB\_CLK\_H1
- HT\_CPU\_NB\_CLK\_L1
- HT\_CPU\_NB\_CTL\_H0
- HT\_CPU\_NB\_CTL\_L0
- HT\_CPU\_NB\_CTL\_H1
- HT\_CPU\_NB\_CTL\_L1

Dr-Bios.com

JV50-TR8

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU HT LINK I/F (1/4)**

Size: **A3** Document Number: **JV50-TR8** Rev: **-1**


Date: **Monday, October 26, 2009** Sheet **4** of **63**







ACPU1F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA15	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB9	VSS9	VSS74
AB23	VSS10	VSS75
AB25	VSS11	VSS76
AC11	VSS12	VSS77
AC13	VSS13	VSS78
AC15	VSS14	VSS79
AC17	VSS15	VSS80
AC19	VSS16	VSS81
AC21	VSS17	VSS82
AD6	VSS18	VSS83
AD8	VSS19	VSS84
AD25	VSS20	VSS85
AE13	VSS21	VSS86
AE15	VSS22	VSS87
AE17	VSS23	VSS88
AE19	VSS24	VSS89
AE21	VSS25	VSS90
AE23	VSS26	VSS91
AE27	VSS27	VSS92
B4	VSS28	VSS93
B6	VSS29	VSS94
B8	VSS30	VSS95
B9	VSS31	VSS96
B11	VSS32	VSS97
B13	VSS33	VSS98
B15	VSS34	VSS99
B17	VSS35	VSS100
B19	VSS36	VSS101
B21	VSS37	VSS102
B23	VSS38	VSS103
B25	VSS39	VSS104
D6	VSS40	VSS105
D9	VSS41	VSS106
D11	VSS42	VSS107
D13	VSS43	VSS108
D15	VSS44	VSS109
D17	VSS45	VSS110
D19	VSS46	VSS111
D21	VSS47	VSS112
D23	VSS48	VSS113
D25	VSS49	VSS114
E4	VSS50	VSS115
F2	VSS51	VSS116
F11	VSS52	VSS117
F13	VSS53	VSS118
F15	VSS54	VSS119
F17	VSS55	VSS120
F19	VSS56	VSS121
F21	VSS57	VSS122
F23	VSS58	VSS123
F25	VSS59	VSS124
H7	VSS60	VSS125
H9	VSS61	VSS126
H21	VSS62	VSS127
H23	VSS63	VSS128
J4	VSS64	VSS129
	VSS65	VSS129



**36A for VDD0&VDD1**

Bottom Side Decoupling

Bottom Side Decoupling

**3A for VDDNB**

add 0.1u

**3A for VDDIO**

Bottom Side Decoupling

**3A for VDDIO**

Place near to CPU

SKT-CPU638P,DANUB

SKT-CPU638P,DANUB




JV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU\_Power\_(4/4)**

Size: A3	Document Number: <b>JV50-TR8</b>	Rev: <b>-1</b>
Date: Monday, October 05, 2009		Sheet 7 of 63



Placement: close RS780

Placement: close RS780



PEG\_TXP[15.0] 55  
 PEG\_TXN[15.0] 55

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1


GTXP0	LIMA	C30	1	SCD1U16V2KX-3GP	HDMI_DATA2+ 2
GTXP0	LIMA	C29	1	SCD1U16V2KX-3GP	HDMI_DATA1+ 2
GTXP1	LIMA	C27	1	SCD1U16V2KX-3GP	HDMI_DATA1+ 2
GTXN1	LIMA	C26	1	SCD1U16V2KX-3GP	HDMI_DATA1- 2
GTXP2	LIMA	C25	1	SCD1U16V2KX-3GP	HDMI_DATA0+ 2
GTXP2	LIMA	C22	1	SCD1U16V2KX-3GP	HDMI_DATA0- 2
GTXP3	LIMA	C21	1	SCD1U16V2KX-3GP	HDMI_CLK+ 21
GTXP3	LIMA	C19	1	SCD1U16V2KX-3GP	HDMI_CLK- 21

for TR

- LAN 26
- MINICARD1 26
- MINICARD2 33
- NEW CARD 34

- LAN 26
- MINICARD1 26
- MINICARD2 33
- NEW CARD 34

A-LINK



JV50-TR8

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title		<b>ATI-RS880M_HT LINK&amp;PCIE(1/3)</b>	
Size	Document Number	Rev	
A3	<b>JV50-TR8</b>	-1	
Date:	Monday, October 26, 2009	Sheet	8 of 63











USB	
Pair	Device
11	CardReader
10	WEBCAM
9	MINIC2
8	USB4
7	USB3
6	USB2
5	Bluetooth
4	NC
3	Fringier print
2	NEW1
1	MINIC1
0	USB1

Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

Strap Pin / define to use LPC or SPI ROM

Dr-Bios.com

JV50-TR8





緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **ATI-SB710 USB&GPIO (2/5)**

Size: A3 Document Number: **JV50-TR8** Rev: -1

Date: Wednesday, November 11, 2009 Sheet 12 of 63

PLACE SATA AC DECOUPLING CAPS CLOSE TO SB710



Layout connect to Cap then GND

Dr-Bios.com

JV50-TR8

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: ATi-SB710 SATA-IDE (3/5)

Size: A3 Document Number: JV50-TR8 Rev: -1


Date: Monday, October 26, 2009 Sheet: 13 of 63






## REQUIRED STRAPS

### REQUIRED SYSTEM STRAPS



## DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
<b>PULL HIGH</b>	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
<b>PULL LOW</b>	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
<b>PULL HIGH</b>	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved

Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]

# Dr-Bios.com

JV50-TR8

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ATI-SB710 STRAPPING (5/5)</b>	
Title	Rev
Size A3	Document Number
JV50-TR8	
Date: Monday, October 26, 2009	Sheet 15 of 63

5,18 MEM\_MA\_ADD0 102 A0  
 5,18 MEM\_MA\_ADD1 101 A1  
 5,18 MEM\_MA\_ADD2 100 A2  
 5,18 MEM\_MA\_ADD3 99 A3  
 5,18 MEM\_MA\_ADD4 98 A4  
 5,18 MEM\_MA\_ADD5 97 A5  
 5,18 MEM\_MA\_ADD6 96 A6  
 5,18 MEM\_MA\_ADD7 95 A7  
 5,18 MEM\_MA\_ADD8 94 A8  
 5,18 MEM\_MA\_ADD9 93 A9  
 5,18 MEM\_MA\_ADD10 92 A10/AP  
 5,18 MEM\_MA\_ADD11 91 A11  
 5,18 MEM\_MA\_ADD12 90 A12  
 5,18 MEM\_MA\_ADD13 89 A13  
 5,18 MEM\_MA\_ADD14 88 A14  
 5,18 MEM\_MA\_ADD15 87 A15  
 5,18 MEM\_MA\_BANK2 107 BA0  
 5,18 MEM\_MA\_BANK0 106 BA1  
 5,18 MEM\_MA\_BANK1 105 BA2

5 MEM\_MA\_DATA0 7 DQ0  
 5 MEM\_MA\_DATA1 17 DQ1  
 5 MEM\_MA\_DATA2 19 DQ2  
 5 MEM\_MA\_DATA3 4 DQ3  
 5 MEM\_MA\_DATA4 4 DQ4  
 5 MEM\_MA\_DATA5 14 DQ5  
 5 MEM\_MA\_DATA6 16 DQ6  
 5 MEM\_MA\_DATA7 18 DQ7  
 5 MEM\_MA\_DATA8 23 DQ8  
 5 MEM\_MA\_DATA9 25 DQ9  
 5 MEM\_MA\_DATA10 35 DQ10  
 5 MEM\_MA\_DATA11 37 DQ11  
 5 MEM\_MA\_DATA12 20 DQ12  
 5 MEM\_MA\_DATA13 22 DQ13  
 5 MEM\_MA\_DATA14 36 DQ14  
 5 MEM\_MA\_DATA15 38 DQ15  
 5 MEM\_MA\_DATA16 43 DQ16  
 5 MEM\_MA\_DATA17 45 DQ17  
 5 MEM\_MA\_DATA18 55 DQ18  
 5 MEM\_MA\_DATA19 44 DQ19  
 5 MEM\_MA\_DATA20 46 DQ20  
 5 MEM\_MA\_DATA21 56 DQ21  
 5 MEM\_MA\_DATA22 58 DQ22  
 5 MEM\_MA\_DATA23 61 DQ23  
 5 MEM\_MA\_DATA24 63 DQ24  
 5 MEM\_MA\_DATA25 63 DQ25  
 5 MEM\_MA\_DATA26 73 DQ26  
 5 MEM\_MA\_DATA27 62 DQ27  
 5 MEM\_MA\_DATA28 62 DQ28  
 5 MEM\_MA\_DATA29 64 DQ29  
 5 MEM\_MA\_DATA30 74 DQ30  
 5 MEM\_MA\_DATA31 123 DQ31  
 5 MEM\_MA\_DATA32 125 DQ32  
 5 MEM\_MA\_DATA33 125 DQ33  
 5 MEM\_MA\_DATA34 135 DQ34  
 5 MEM\_MA\_DATA35 137 DQ35  
 5 MEM\_MA\_DATA36 124 DQ36  
 5 MEM\_MA\_DATA37 126 DQ37  
 5 MEM\_MA\_DATA38 134 DQ38  
 5 MEM\_MA\_DATA39 136 DQ39  
 5 MEM\_MA\_DATA40 141 DQ40  
 5 MEM\_MA\_DATA41 143 DQ41  
 5 MEM\_MA\_DATA42 151 DQ42  
 5 MEM\_MA\_DATA43 153 DQ43  
 5 MEM\_MA\_DATA44 140 DQ44  
 5 MEM\_MA\_DATA45 142 DQ45  
 5 MEM\_MA\_DATA46 152 DQ46  
 5 MEM\_MA\_DATA47 154 DQ47  
 5 MEM\_MA\_DATA48 157 DQ48  
 5 MEM\_MA\_DATA49 159 DQ49  
 5 MEM\_MA\_DATA50 173 DQ50  
 5 MEM\_MA\_DATA51 175 DQ51  
 5 MEM\_MA\_DATA52 160 DQ52  
 5 MEM\_MA\_DATA53 174 DQ53  
 5 MEM\_MA\_DATA54 174 DQ54  
 5 MEM\_MA\_DATA55 176 DQ55  
 5 MEM\_MA\_DATA56 179 DQ56  
 5 MEM\_MA\_DATA57 181 DQ57  
 5 MEM\_MA\_DATA58 189 DQ58  
 5 MEM\_MA\_DATA59 191 DQ59  
 5 MEM\_MA\_DATA60 180 DQ60  
 5 MEM\_MA\_DATA61 182 DQ61  
 5 MEM\_MA\_DATA62 192 DQ62  
 5 MEM\_MA\_DATA63 194 DQ63

5 MEM\_MA\_DQS0\_N 110 DQS0#  
 5 MEM\_MA\_DQS1\_N 29 DQS1#  
 5 MEM\_MA\_DQS2\_N 49 DQS2#  
 5 MEM\_MA\_DQS3\_N 68 DQS3#  
 5 MEM\_MA\_DQS4\_N 128 DQS4#  
 5 MEM\_MA\_DQS5\_N 146 DQS5#  
 5 MEM\_MA\_DQS6\_N 167 DQS6#  
 5 MEM\_MA\_DQS7\_N 186 DQS7#

5 MEM\_MA\_DQS0\_P 13 DQS0  
 5 MEM\_MA\_DQS1\_P 31 DQS1  
 5 MEM\_MA\_DQS2\_P 51 DQS2  
 5 MEM\_MA\_DQS3\_P 70 DQS3  
 5 MEM\_MA\_DQS4\_P 131 DQS4  
 5 MEM\_MA\_DQS5\_P 148 DQS5  
 5 MEM\_MA\_DQS6\_P 169 DQS6  
 5 MEM\_MA\_DQS7\_P 188 DQS7

5,18 MEM\_MA\_ODT0 114 OTD0  
 5,18 MEM\_MA\_ODT1 119 OTD1

NORMAL TYPE

ADIMM2

RAS# 108  
 WE# 109  
 CAS# 113

CS0# 110  
 CS1# 115

CKE0 79  
 CKE1 80

CK0 30  
 CK0# 32

CK1 164  
 CK1# 166

DM0 10  
 DM1 26  
 DM2 52  
 DM3 67  
 DM4 130  
 DM5 147  
 DM6 170  
 DM7 185

SDA 195  
 SCL 197

VDDSPD 199

SA0 198  
 SA1 200

NC#50 50 X  
 NC#69 69 X  
 NC#83 83 X  
 NC#120 120 X  
 NC#163/TEST 163 X

VDD 81  
 VDD 82  
 VDD 87  
 VDD 88  
 VDD 95  
 VDD 96  
 VDD 103  
 VDD 104  
 VDD 111  
 VDD 112  
 VDD 117  
 VDD 118

VSS 3  
 VSS 8  
 VSS 9  
 VSS 12  
 VSS 15  
 VSS 18  
 VSS 21  
 VSS 24  
 VSS 27  
 VSS 28  
 VSS 33  
 VSS 34  
 VSS 36  
 VSS 40  
 VSS 41  
 VSS 42  
 VSS 47  
 VSS 48  
 VSS 53  
 VSS 54  
 VSS 59  
 VSS 60  
 VSS 65  
 VSS 66  
 VSS 71  
 VSS 72  
 VSS 77  
 VSS 78

VSS 121  
 VSS 122  
 VSS 127  
 VSS 128  
 VSS 132  
 VSS 133  
 VSS 139  
 VSS 144  
 VSS 145  
 VSS 149  
 VSS 150  
 VSS 155  
 VSS 156  
 VSS 161  
 VSS 162  
 VSS 165  
 VSS 168  
 VSS 171  
 VSS 172  
 VSS 177  
 VSS 178  
 VSS 183  
 VSS 184  
 VSS 187  
 VSS 190  
 VSS 193  
 VSS 196  
 VSS 201

GND 202  
 MH1 203  
 MH2 204

MEM\_MA\_RAS# 5,18  
 MEM\_MA\_WE# 5,18  
 MEM\_MA\_CAS# 5,18



MEM\_MA\_CS#0 5,18  
 MEM\_MA\_CS#1 5,18

MEM\_MA\_CKE0 5,18  
 MEM\_MA\_CKE1 5,18




MEM\_MA\_CLK0\_P 5  
 MEM\_MA\_CLK0\_N 5

MEM\_MA\_CLK1\_P 5  
 MEM\_MA\_CLK1\_N 5

MEM\_MA\_DM0 5  
 MEM\_MA\_DM1 5  
 MEM\_MA\_DM2 5  
 MEM\_MA\_DM3 5  
 MEM\_MA\_DM4 5  
 MEM\_MA\_DM5 5  
 MEM\_MA\_DM6 5  
 MEM\_MA\_DM7 5



DDR\_VREF






ADIMM1

5,18 MEM_MB_ADD0	102	A0
5,18 MEM_MB_ADD1	101	A1
5,18 MEM_MB_ADD2	100	A2
5,18 MEM_MB_ADD3	98	A3
5,18 MEM_MB_ADD4	97	A4
5,18 MEM_MB_ADD5	96	A5
5,18 MEM_MB_ADD6	95	A6
5,18 MEM_MB_ADD7	94	A7
5,18 MEM_MB_ADD8	93	A8
5,18 MEM_MB_ADD9	91	A9
5,18 MEM_MB_ADD10	90	A10/AP
5,18 MEM_MB_ADD11	89	A11
5,18 MEM_MB_ADD12	88	A12
5,18 MEM_MB_ADD13	87	A13
5,18 MEM_MB_ADD14	86	A14
5,18 MEM_MB_ADD15	85	A15
5,18 MEM_MB_BANK2	107	A16/BA2
5,18 MEM_MB_BANK0	106	BA0
5,18 MEM_MB_BANK1	106	BA1
5 MEM_MB_DATA0	5	DO0
5 MEM_MB_DATA1	7	DO1
5 MEM_MB_DATA2	17	DO2
5 MEM_MB_DATA3	19	DO3
5 MEM_MB_DATA4	4	DO4
5 MEM_MB_DATA5	6	DO5
5 MEM_MB_DATA6	14	DO6
5 MEM_MB_DATA7	16	DO7
5 MEM_MB_DATA8	23	DO8
5 MEM_MB_DATA9	25	DO9
5 MEM_MB_DATA10	35	DO10
5 MEM_MB_DATA11	37	DO11
5 MEM_MB_DATA12	20	DO12
5 MEM_MB_DATA13	22	DO13
5 MEM_MB_DATA14	38	DO14
5 MEM_MB_DATA15	36	DO15
5 MEM_MB_DATA16	43	DO16
5 MEM_MB_DATA17	45	DO17
5 MEM_MB_DATA18	55	DO18
5 MEM_MB_DATA19	57	DO19
5 MEM_MB_DATA20	44	DO20
5 MEM_MB_DATA21	46	DO21
5 MEM_MB_DATA22	58	DO22
5 MEM_MB_DATA23	61	DO23
5 MEM_MB_DATA24	58	DO24
5 MEM_MB_DATA25	63	DO25
5 MEM_MB_DATA26	72	DO26
5 MEM_MB_DATA27	73	DO27
5 MEM_MB_DATA28	75	DO28
5 MEM_MB_DATA29	64	DO29
5 MEM_MB_DATA30	74	DO30
5 MEM_MB_DATA31	76	DO31
5 MEM_MB_DATA32	123	DO32
5 MEM_MB_DATA33	125	DO33
5 MEM_MB_DATA34	137	DO34
5 MEM_MB_DATA35	137	DO35
5 MEM_MB_DATA36	126	DO36
5 MEM_MB_DATA37	134	DO37
5 MEM_MB_DATA38	136	DO38
5 MEM_MB_DATA39	141	DO39
5 MEM_MB_DATA40	143	DO40
5 MEM_MB_DATA41	143	DO41
5 MEM_MB_DATA42	151	DO42
5 MEM_MB_DATA43	153	DO43
5 MEM_MB_DATA44	140	DO44
5 MEM_MB_DATA45	142	DO45
5 MEM_MB_DATA46	152	DO46
5 MEM_MB_DATA47	154	DO47
5 MEM_MB_DATA48	157	DO48
5 MEM_MB_DATA49	158	DO49
5 MEM_MB_DATA50	173	DO50
5 MEM_MB_DATA51	175	DO51
5 MEM_MB_DATA52	158	DO52
5 MEM_MB_DATA53	160	DO53
5 MEM_MB_DATA54	174	DO54
5 MEM_MB_DATA55	176	DO55
5 MEM_MB_DATA56	179	DO56
5 MEM_MB_DATA57	181	DO57
5 MEM_MB_DATA58	189	DO58
5 MEM_MB_DATA59	191	DO59
5 MEM_MB_DATA60	180	DO60
5 MEM_MB_DATA61	182	DO61
5 MEM_MB_DATA62	192	DO62
5 MEM_MB_DATA63	194	DO63
5 MEM_MB_DQS0_N	110	DQS0#
5 MEM_MB_DQS1_N	290	DQS1#
5 MEM_MB_DQS2_N	490	DQS2#
5 MEM_MB_DQS3_N	680	DQS3#
5 MEM_MB_DQS4_N	129	DQS4#
5 MEM_MB_DQS5_N	146	DQS5#
5 MEM_MB_DQS6_N	167	DQS6#
5 MEM_MB_DQS7_N	180	DQS7#
5 MEM_MB_DQS0_P	13	DQS0
5 MEM_MB_DQS1_P	31	DQS1
5 MEM_MB_DQS2_P	51	DQS2
5 MEM_MB_DQS3_P	70	DQS3
5 MEM_MB_DQS4_P	131	DQS4
5 MEM_MB_DQS5_P	148	DQS5
5 MEM_MB_DQS6_P	169	DQS6
5 MEM_MB_DQS7_P	188	DQS7
5,18 MEM_MB_ODT0	114	ODT0
5,18 MEM_MB_ODT1	119	ODT1
VREF_DDR_MEM	1	VREF
	2	VSS
	202	GND
	MH1	MH1
	MH2	MH2

NORMAL TYPE

RAS#	108	MEM_MB_RAS# 5,18
WE#	109	MEM_MB_WE# 5,18
CAS#	113	MEM_MB_CAS# 5,18
CS0#	110	MEM_MB_CS#0 5,18
CS1#	115	MEM_MB_CS#1 5,18
CKE0	79	MEM_MB_CKE0 5,18
CKE1	80	MEM_MB_CKE1 5,18
CK0	30	MEM_MB_CLK0_P 5
CK0#	32	MEM_MB_CLK0_N 5
CK1	164	MEM_MB_CLK1_P 5
CK1#	166	MEM_MB_CLK1_N 5
DM0	10	MEM_MB_DM0 5
DM1	26	MEM_MB_DM1 5
DM2	52	MEM_MB_DM2 5
DM3	67	MEM_MB_DM3 5
DM4	130	MEM_MB_DM4 5
DM5	147	MEM_MB_DM5 5
DM6	170	MEM_MB_DM6 5
DM7	185	MEM_MB_DM7 5
SDA	195	SMBD0_SB 3,12,16
SCL	197	SMBCL0_SB 3,12,16
VDDSPD	199	
SA1	198	
SA1	200	
NC#50	50	X
NC#69	69	X
NC#83	83	X
NC#120	120	X
NC#163/TEST	163	X
VDD	81	
VDD	82	
VDD	87	
VDD	88	
VDD	95	
VDD	96	
VDD	103	
VDD	104	
VDD	111	
VDD	112	
VDD	117	
VDD	118	
VSS	3	
VSS	8	
VSS	9	
VSS	12	
VSS	15	
VSS	18	
VSS	21	
VSS	24	
VSS	27	
VSS	28	
VSS	33	
VSS	34	
VSS	38	
VSS	40	
VSS	41	
VSS	42	
VSS	47	
VSS	48	
VSS	49	
VSS	53	
VSS	54	
VSS	59	
VSS	60	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	77	
VSS	78	
VSS	121	
VSS	122	
VSS	127	
VSS	128	
VSS	132	
VSS	133	
VSS	138	
VSS	139	
VSS	144	
VSS	145	
VSS	149	
VSS	150	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	165	
VSS	168	
VSS	171	
VSS	172	
VSS	177	
VSS	178	
VSS	183	
VSS	184	
VSS	187	
VSS	190	
VSS	193	
VSS	196	
GND	201	
MH2	MH2	



Place C2.2uF and 0.1uF < 500mils from DDR connector

2ND = 62.10017.A51 3RD = 62.10017.G71  
HI 9.2mm

1ST change to 62.10017.E21

JV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR SO-DIMM SKT 2**

Size: Custom Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 17 of 63


# PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

# Decoupling Capacitor




## Place these Caps near DM1




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near PARALLEL TERMINATION



Dr-Bios.com



JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		
DDR DAMPING & TERMINATION		
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Monday, October 26, 2009	Sheet 18 of 63







### CRT I/F & CONNECTOR













JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CRT Connector	
Size	Document Number	Rev
	JV50-TR8	-1
Date	Monday, October 26, 2009	Sheet 20 of 63







R477 : PU & TR-DIS-->0R  
 PU & TR-UMA & MUXLESS-->5.1K  
 R306 : PU & TR-DIS-->100K  
 PU & TR-UMA & MUXLESS-->10K

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**HDMI Connector**  
**JV50-TR8**

Title	HDMI Connector		Rev
Size	Document Number	-1	
Date: Monday, October 26, 2009	Sheet	21	of 63

# SATA Connector





Dr-Bios.com

JV50-TR8


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: <b>HDD</b>		
Size	Document Number	Rev
	<b>JV50-TR8</b>	<b>-1</b>
Date: Monday, October 26, 2009	Sheet 22 of	63

# SATA ODD Connector




Dr-Bios.com

JV50-TR8

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>ODD</b>	
Size	Document Number
	<b>JV50-TR8</b>
Date: Monday, October 26, 2009	Rev <b>-1</b>
Sheet 23 of 63	


# BLUETOOTH MODULE

1.5A / High Active Voltage 2V








Dr-Bios.com

JV50-TR8

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>BLUETOOTH</b>	
Size	Document Number
	<b>JV50-TR8</b>
Date: Thursday, November 12, 2009	Sheet 24 of 63
	Rev -1






Dr-Bios.com




# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




## GIGA Lan Transformer

## LAN Connector




DOC\_TIP,DOC\_RING,TIP,RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers




Dr-Bios.com

JV50-TR8		
<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>LAN CONN</b>		
Size	Document Number	Rev
A3	<b>JV50-TR8</b>	-1
Date:	Monday, October 26, 2009	Sheet 27 of 63







**ALC888S**

ALC888S-VC2-GR-GP  
71.00888.D0G





Dr-Bios.com

JV50-TR8		<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>Azalia codec ALC888</b>			
Size A3	Document Number	Rev	
	<b>JV50-TR8</b>	<b>-1</b>	
Date: Monday, October 26, 2009	Sheet 28	of 63	





Dr-Bios.com

# Internal Speaker




AUD_SPDIF_OUT_1	TE14P-GP	TP164
5V_SPDIF_S0	TE14P-GP	TP158
LINEOUT_JD#	TE14P-GP	TP154
LOUT_R+1	TE14P-GP	TP163
LOUT_L+1	TE14P-GP	TP155
MIC_JD#	TE14P-GP	TP168
AUD_MICIN_R_2	TE14P-GP	TP166
AUD_MICIN_L_2	TE14P-GP	TP165
INT_MIC_1	TE14P-GP	TP4
LINEIN_JD#	TE14P-GP	TP172
LINE_IN_R_CONN1	TE14P-GP	TP171
LINE_IN_L_CONN1	AFTE14P-GP	TP170


# LINE OUT




# LINE IN



# MIC IN



# INT MIC



JV50-TR8


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO JACK		
Size	Document Number				Rev
	JV50-TR8				-1
Date:	Monday, October 26, 2009	Sheet	30	of	63

Dr-Bios.com




# MDC 1.5 CONN




Dr-Bios.com

JV50-TR8		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		MDC	
Size	Document Number	Rev	
	JV50-TR8	-1	
Date:	Monday, October 26, 2009	Sheet	31 of 63



### 5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Dr-Bios.com

JV50-TR8



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER-RTS5159**


Size: Document Number **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 32 of 63



# Mini Card Connector(WLAN)



Place near MINI2



# Mini Card Connector(Robson2 and 3G)





Place near MINI1


JV50-TR8		緯創資通 Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: MINI CARD			
Size:	Document Number:	Rev: -1	
Date: Monday, October 26, 2009		Sheet: 33	of: 63

Dr-Bios.com


# NEWCARD Connector



Place them Near to Chip





Place them Near to Connector





Dr-Bios.com

JV50-TR8

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>NEW CARD</b>			
Size	Document Number	Rev	
	<b>JV50-TR8</b>	<b>-1</b>	
Date:	Monday, October 26, 2009	Sheet	34 of 63







73.07408.L16  
2ND = 73.07408.L15  
3RD = 73.07408.02B










OUT#: Hi active / mount R1110  
Low active / mount R1108

Dr-Bios.com



Prevent BIOS data loss solution  
-1\_20091026




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**KBC WPC775**

**JV50-TR8**

Date: Wednesday, November 11, 2009 Sheet 36 of 63








-1\_20091026  
Put it near Keyboard connector



16M Bits  
SPI FLASH ROM  
GOLDEN FINGER FOR DEBUG BOARD

11,36 LPC\_LAD[0..3] <<>> LPC\_LAD[0..3]




Dr-Bios.com

# TOUCH PAD




# Finger printer



JV50-TR8


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Touch PAD/Finger printer</b>	
Size	Document Number
A3	JV50-TR8
Date:	Monday, October 26, 2009
Sheet	38 of 63
Rev	-1

Dr-Bios.com




Dr-Bios.com


### Power Button




### Beckup Button







### WIRELESS Button




### BT/3G Button



## Cover Up Switch




### T/P lock Button



Dr-Bios.com



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SWITCH			
Size	Document Number		Rev
A3	JV50-TR8		-1
Date: Monday, October 26, 2009		Sheet 40 of	63



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LED</b>			
Title	Document Number	Rev	
A3	JV50-TR8	-1	
Date: Monday, October 26, 2009	Sheet 41	of	63


Dr-Dios.com

Blue-tooth LED



-1\_20091026

P/H @ 1D8V\_S3 PAGE




Dr-Bios.com

JV50-TR8


<p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title <b>POWER ON LOGIC</b></p>	
<p>Size <b>A3</b></p>	<p>Document Number <b>JV50-TR8</b></p>
<p>Date: Wednesday, November 11, 2009</p>	<p>Rev <b>-1</b></p>
<p>Sheet 42 of 63</p>	<p>1</p>




### Adapter




### CPU\_CORE ISL6265HRTZ




### DCDC 5V/3D3V(RT8205A)




### DCDC 1D2V(TPS51124)




### DCDC 1D8V(RT8209B)




### DCDC 1D1V(TPS51124)




### 1D2V LDO G9161




### 0D9V LDO RT9026




### CHARGER MAX8731




### 2D5V LDO R9161



### 1D5V LDO G9571




JV50-TR8


 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Power Block Diagram</b>	
Size <b>A3</b>	Document Number <b>JV50-TR8</b>
Date <b>Monday, October 05, 2009</b>	Rev <b>-1</b>
Sheet <b>43</b> of <b>63</b>	

Dr-Bios.com





# Aux Power 3D3V\_AUX\_S5



# Run Power




## For Madison 1D8V\_VGA



JV50-TR8		
<b>緯創資通 Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>RUN AND AUX POWER</b>		
Size	Document Number	Rev
A3	<b>JV50-TR8</b>	-1
Date: Wednesday, November 11, 2009 Sheet 44 of 63		

Dr-Bios.com



VCC\_CORE\_S0\_0  
 Design Current: 12.6A  
 Peak current: 18A  
 OCP\_min:24A

68.R3610.20C  
 2ND = 68.R3610.20A

VCC\_CORE\_S0\_0

79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051

VDDNB: Design Current: 2.1A  
 Peak current: 3A OCP\_min:5A

79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051

79.22719.20L  
 2ND = 77.22271.20L

ESR=15mohm

VCC\_CORE\_S0\_1  
 Design Current: 12.6A  
 Peak current: 18A  
 OCP\_min:24A





79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051

79.33719.L01  
 2ND = 77.C3371.051


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsein 221, Taiwan, R.O.C.

Title		
<b>CPU Vcore(ISL6265HR)</b>		
Size	Document Number	Rev
A3	<b>JV50-TR8</b>	-1
Date:	Monday, October 26, 2009	Sheet 45 of 63




Dr-Bios.com

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title: <b>DCDC 5V/3D3V (RT8205A)</b></p>		
Size A3	Document Number	Rev -1
<p>Date: Monday, October 26, 2009</p>		<p>Sheet 46 of 63</p>





79.10712.L02  
2ND = 79.10712.6JL



79.10712.L02  
2ND = 79.10712.6JL

$$V_{trip}(mV) = R_{trip}(Kohm) * I_{0}(uA)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$$



2009/03/27 WAYNE  
C682 change to 1u10v for ESL

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1+R2) / R2$  --> Skip Mode




JV50-TR8

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51124 1D1V 1D2V**

Size: A3 Document Number: **JV50-TR8** Rev: **-1**

Date: Monday, October 26, 2009 Sheet 47 of 63



**DDR\_0.9V**



JV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DCDC 1D8V RT8209B/LDO 0D9V**

Size: A3	Document Number: <b>JV50-TR8</b>	Rev: -1
Date: Monday, October 26, 2009 Sheet 48 of 63		



### G957


1D5V\_S0  
Iomax=1A



For MINI Card.NEW Card power SW

### G9161


1D2V\_S5  
Iomax=400mA



Place near to SB710


### RT9161A

2D5V  
Iomax=0.2A



Place near to CPU

Madison / M96



Now set to 1V for Madison

Iomax=2A

Dr-Bios.com


JV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LDO 2D5V/1D5V/1D2V S5/1V VGA**

Size A3 Document Number **JV50-TR8** Rev **-1**

Date: Wednesday, November 11, 2009 Sheet 49 of 63




Dr-Bios.com

JV50-TR8


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ISL88731A Charger	
Size	Document Number	Rev
A3	JV50-TR8	-1
Date:	Thursday, November 12, 2009	Sheet 50 of 63

### Adaptor in to generate DCBATOUT




### BATTERY CONNECTOR





Dr-Bios.com

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>AD/BATT CONN</b>	
Size: Document Number	Rev: -1
<b>JV50-TR8</b>	
Date: Monday, October 26, 2009	Sheet 51 of 63





### RT8209E for VGA



M92 XT			
R1295	37.4K	R1297	30K
VGA_CORE	1.20V		

30k (64.30025.6DL)  
 73.2k (64.73225.6DL)  
 37.4k (64.37425.6DL)

	Madison Pro	Park XT	M96 Pro	M92-XT
PWRCNTL_0				
0	1.00V	1.12V	1.15V	1.20V
1	0.90V	0.90V	0.90V	0.95V

	Madison Pro	Park XT	M96 Pro
R1297	73.2K	36.5K	30K
VGA_CORE	1.00V	1.12V	1.15V


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**RT8209E VGA CORE**

File: **JV50-TR8**

Size A3 Document Number **JV50-TR8** Rev -1


Date: Thursday, November 12, 2009 Sheet 53 of 63





8 PEG\_TXP[15..0] << PEG\_TXP[15..0]  
 8 PEG\_TXN[15..0] << PEG\_TXN[15..0]

8 PEG\_RXP[15..0] << PEG\_RXP[15..0]  
 8 PEG\_RXN[15..0] << PEG\_RXN[15..0]




Dr-Bios.com

DIS / UMA

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Madison PCIE</b>	
Title Size A3	Document Number <b>JV71-TR</b>
Date: Monday, October 26, 2009	Sheet 55 of 63
Rev -1	



Layout notice:  
It should be placed near HDMI connector



68.00084.F81  
2ND = 68.00217.701

1D8V\_M92  
BLM158D121SS1D-GP

DIS C121  
DIS C122  
DIS C123

DIS C130  
DIS C131  
DIS C132

DIS C133

DIS C134

DIS C135

DIS C136

DIS C137

DIS C138

DIS C139

DIS C140

DIS C141

DIS C142

DIS C143

DIS C144

DIS C145

DIS C146

DIS C147

DIS C148

DIS C149

DIS C150

DIS C151

DIS C152

DIS C153

DIS C154

DIS C155

DIS C156

DIS C157

DIS C158

DIS C159

DIS C160

DIS C161

DIS C162

DIS C163

DIS C164

DIS C165

DIS C166

DIS C167

DIS C168

DIS C169

DIS C170

DIS C171

DIS C172

DIS C173

DIS C174

DIS C175

DIS C176

DIS C177

DIS C178

DIS C179

DIS C180

DIS C181

DIS C182

DIS C183

DIS C184

DIS C185

DIS C186

DIS C187

DIS C188

DIS C189

DIS C190

DIS C191

DIS C192

DIS C193

DIS C194

DIS C195

DIS C196

DIS C197

DIS C198

DIS C199

DIS C200

DIS C201

DIS C202

DIS C203

DIS C204

DIS C205

DIS C206

DIS C207

DIS C208

DIS C209

DIS C210

DIS C211

DIS C212

DIS C213

DIS C214

DIS C215

DIS C216

DIS C217

DIS C218

DIS C219

DIS C220

DIS C221

DIS C222

DIS C223

DIS C224

DIS C225

DIS C226

DIS C227

DIS C228

DIS C229

DIS C230

DIS C231

DIS C232

DIS C233

DIS C234

DIS C235

DIS C236

DIS C237

DIS C238

DIS C239

DIS C240

DIS C241

DIS C242

DIS C243

DIS C244

DIS C245

DIS C246

DIS C247

DIS C248

DIS C249

DIS C250

DIS C251

DIS C252

DIS C253

DIS C254

DIS C255

DIS C256

DIS C257

DIS C258

DIS C259

DIS C260

DIS C261

DIS C262

DIS C263

DIS C264

DIS C265

DIS C266

DIS C267

DIS C268

DIS C269

DIS C270

DIS C271

DIS C272

DIS C273

DIS C274

DIS C275

DIS C276

DIS C277

DIS C278

DIS C279

DIS C280

DIS C281

DIS C282

DIS C283

DIS C284

DIS C285

DIS C286

DIS C287

DIS C288

DIS C289

DIS C290

DIS C291

DIS C292

DIS C293

DIS C294

DIS C295

DIS C296

DIS C297

DIS C298

DIS C299

DIS C300

DIS C301

DIS C302

DIS C303

DIS C304

DIS C305

DIS C306

DIS C307

DIS C308

DIS C309

DIS C310

DIS C311

DIS C312

DIS C313

DIS C314

DIS C315

DIS C316

DIS C317

DIS C318

DIS C319

DIS C320

DIS C321

DIS C322

DIS C323

DIS C324

DIS C325

DIS C326

DIS C327

DIS C328

DIS C329

DIS C330

DIS C331

DIS C332

DIS C333

DIS C334

DIS C335

DIS C336

DIS C337

DIS C338

DIS C339

DIS C340

DIS C341

DIS C342

DIS C343

DIS C344

DIS C345

DIS C346

DIS C347

DIS C348

DIS C349

DIS C350

DIS C351

DIS C352

DIS C353

DIS C354

DIS C355

DIS C356

DIS C357

DIS C358

DIS C359

DIS C360

DIS C361

DIS C362

DIS C363

DIS C364

DIS C365

DIS C366

DIS C367

DIS C368

DIS C369

DIS C370

DIS C371

DIS C372

DIS C373

DIS C374

DIS C375

DIS C376

DIS C377

DIS C378

DIS C379

DIS C380

DIS C381

DIS C382

DIS C383

DIS C384

DIS C385

DIS C386

DIS C387

DIS C388

DIS C389

DIS C390

DIS C391

DIS C392

DIS C393

DIS C394

DIS C395

DIS C396

DIS C397

DIS C398

DIS C399

DIS C400

DIS C401

DIS C402

DIS C403

DIS C404

DIS C405

DIS C406

DIS C407

DIS C408

DIS C409

DIS C410

DIS C411

DIS C412

DIS C413

DIS C414

DIS C415

DIS C416

DIS C417

DIS C418

DIS C419

DIS C420

DIS C421

DIS C422

DIS C423

DIS C424

DIS C425

DIS C426

DIS C427

DIS C428

DIS C429

DIS C430

DIS C431

DIS C432

DIS C433

DIS C434

DIS C435

DIS C436

DIS C437

DIS C438

DIS C439

DIS C440

DIS C441

DIS C442

DIS C443

DIS C444

DIS C445

DIS C446

DIS C447

DIS C448

DIS C449

DIS C450

DIS C451

DIS C452

DIS C453

DIS C454

DIS C455

DIS C456

DIS C457

DIS C458

DIS C459

DIS C460

DIS C461

DIS C462

DIS C463

DIS C464

DIS C465

DIS C466

DIS C467

DIS C468

DIS C469

DIS C470

DIS C471

DIS C472

DIS C473

DIS C474

DIS C475

DIS C476

DIS C477

DIS C478

DIS C479

DIS C480

DIS C481

DIS C482

DIS C483

DIS C484

DIS C485

DIS C486

DIS C487

DIS C488

DIS C489

DIS C490

DIS C491

DIS C492

DIS C493

DIS C494

DIS C495

DIS C496

DIS C497

DIS C498

DIS C499

DIS C500

DIS C501

DIS C502

DIS C503

DIS C504

DIS C505

DIS C506

DIS C507

DIS C508

DIS C509

DIS C510

DIS C511

DIS C512

DIS C513

DIS C514

DIS C515

DIS C516

DIS C517

DIS C518

DIS C519

DIS C520

DIS C521

DIS C522

DIS C523

DIS C524

DIS C525

DIS C526

DIS C527

DIS C528

DIS C529

DIS C530

DIS C531

DIS C532

DIS C533

DIS C534

DIS C535

DIS C536

DIS C537

DIS C538

DIS C539

DIS C540

DIS C541

DIS C542

DIS C543

DIS C544

DIS C545

DIS C546

DIS C547

DIS C548

DIS C549

DIS C550

DIS C551

DIS C552

DIS C553

DIS C554

DIS C555

DIS C556

DIS C557

DIS C558

DIS C559

DIS C560

DIS C561

DIS C562

DIS C563

DIS C564

DIS C565

DIS C566

DIS C567

DIS C568

DIS C569

DIS C570

DIS C571

DIS C572

DIS C573

DIS C574

DIS C575

DIS C576

DIS C577

DIS C578

DIS C579

DIS C580

DIS C581

DIS C582

DIS C583

DIS C584

DIS C585

DIS C586

DIS C587

DIS C588

DIS C589

DIS C590

DIS C591

DIS C592

DIS C593

DIS C594

DIS C595

DIS C596

DIS C597

DIS C598

DIS C599

DIS C600

DIS C601

DIS C602

DIS C603

DIS C604

DIS C605

DIS C606

DIS C607

DIS C608

DIS C609

DIS C610

DIS C611

DIS C612

DIS C613

DIS C614

DIS C615

DIS C616

DIS C617

DIS C618

DIS C619

DIS C620

DIS C621

DIS C622

DIS C623

DIS C624

DIS C625

DIS C626

DIS C627

DIS C628

DIS C629

DIS C630

DIS C631

DIS C632

DIS C633

DIS C634

DIS C635

DIS C636

DIS C637

DIS C638

DIS C639

DIS C640

DIS C641

DIS C642

DIS C643

DIS C644

DIS C645

DIS C646

DIS C647

DIS C648

DIS C649

DIS C650

DIS C651

DIS C652

DIS C653

DIS C654

DIS C655

DIS C656

DIS C657

DIS C658

DIS C659

DIS C660

DIS C661

DIS C662

DIS C663

DIS C664

DIS C665

DIS C666

DIS C667

DIS C668

DIS C669

DIS C670

DIS C671

DIS C672

DIS C673

DIS C674

DIS C675

DIS C676

DIS C677

DIS C678

DIS C679

DIS C680

DIS C681

DIS C682

DIS C683

DIS C684

DIS C685

DIS C686

DIS C687

DIS C688

DIS C689

DIS C690

DIS C691

DIS C692

DIS C693

DIS C694

DIS C695

DIS C696

DIS C697

DIS C698

DIS C699

DIS C700

DIS C701

DIS C702

DIS C703

DIS C704

DIS C705

DIS C706

DIS C707

DIS C708

DIS C709

DIS C710

DIS C711

DIS C712

DIS C713

DIS C714

DIS C715

DIS C716

DIS C717

DIS C718

DIS C719

DIS C720

DIS C721

DIS C722

DIS C723

DIS C724

DIS C725

DIS C726

DIS C727

DIS C728

DIS C729

DIS C730

DIS C731

DIS C732

DIS C733

DIS C734

DIS C735

DIS C736

DIS C737

DIS C738

DIS C739

DIS C740

DIS C741

DIS C742

DIS C743

DIS C744

DIS C745

DIS C746

DIS C747

DIS C748

DIS C749

DIS C750

DIS C751

DIS C752

DIS C753

DIS C754

DIS C755

DIS C756

DIS C757

DIS C758

DIS C759

DIS C760

DIS C761

DIS C762

DIS C763

DIS C764

DIS C765

DIS C766

DIS C767

DIS C768

DIS C769

DIS C770

DIS C771

DIS C772

DIS C773

DIS C774

DIS C775

DIS C776

DIS C777

DIS C778

DIS C779

DIS C780

DIS C781

DIS C782

DIS C783

DIS C784

DIS C785

DIS C786

DIS C787

DIS C788

DIS C789

DIS C790

DIS C791

DIS C792

DIS C793

DIS C794

DIS C795

DIS C796

DIS C797

DIS C798

DIS C799

DIS C800

DIS C801

DIS C802

DIS C803

DIS C804

DIS C805

DIS C806

DIS C807

DIS C808

DIS C809

DIS C810

DIS C811

DIS C812

DIS C813

DIS C814

DIS C815

DIS C816

DIS C817

DIS C818

DIS C819

DIS C820

DIS C821

DIS C822

DIS C823

DIS C824

DIS C825

DIS C826

DIS C827

DIS C828

DIS C829

DIS C830

DIS C831

DIS C832

DIS C833

DIS C834

DIS C835

DIS C836

DIS C837

DIS C838

DIS C839

DIS C840

DIS C841

DIS C842

DIS C843

DIS C844

DIS C845

DIS C846

DIS C847

DIS C848

DIS C849

DIS C850

DIS C851

DIS C852

DIS C853

DIS C854

DIS C855

DIS C856

DIS C857

DIS C858

DIS C859

DIS C860

DIS C861

DIS C862

DIS C863

DIS C864

DIS C865

DIS C866

DIS C867

DIS C868

DIS C869

DIS C870

DIS C871

DIS C872

DIS C873

DIS C874

DIS C875

DIS C876

DIS C877

DIS C878

DIS C879

DIS C880

DIS C881

DIS C882

DIS C883

DIS C884

DIS C885

DIS C886

DIS C887

DIS C888

DIS C889

DIS C890

DIS C891

DIS C892

DIS C893

DIS C894

DIS C895

DIS C896

DIS C897

DIS C898

DIS C899

DIS C900

DIS C901

DIS C902

DIS C903

DIS C904

DIS C905

DIS C906

DIS C907

DIS C908

DIS C909

DIS C910

DIS C911

DIS C912

DIS C913

DIS C914

DIS C915

DIS C916

DIS C917

DIS C918

DIS C919

DIS C920

DIS C921

DIS C922

DIS C923

DIS C924

DIS C925

DIS C926

DIS C927

DIS C928

DIS C929

DIS C930

DIS C931

DIS C932

DIS C933

DIS C934

DIS C935

DIS C936

DIS C937

DIS C938

DIS C939

DIS C940

DIS C941

DIS C942

DIS C943

DIS C944

DIS C945

DIS C946

DIS C947

DIS C948

DIS C949

DIS C950

DIS C951

DIS C952

DIS C953

DIS C954

DIS C955

DIS C956

DIS C957

DIS C958

DIS C959

DIS C960

DIS C961

DIS C962

DIS C963

DIS C964

DIS C965

DIS C966

DIS C967

DIS C968

DIS C969

DIS C970

DIS C971

DIS C972

DIS C973

DIS C974

DIS C975

DIS C976

DIS C977

DIS C978

DIS C979

DIS C980

DIS C981

DIS C982

DIS C983

DIS C984

DIS C985

DIS C986

DIS C987

DIS C988

DIS C989

DIS C990

DIS C991

DIS C992

DIS C993

DIS C994

DIS C995

DIS C996

DIS C997

DIS C998

DIS C999

DIS C1000


It's strap for GDDR3-136ball  
Need to Clarify

Back Bias (body bias) which minimizes  
power consumption in battery modes.  
PD = Disable  
PU = Enable


VREFG VOLTAGE DIVIDER IS  
(VREFG = VDDR4,5(1.8V) / 3 = 0.6V)

For Thermal sensor

for TR







For SSTL-1.8/SSTL-2/DDRI/GDDR1: 0.5 \* VDD1.1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDD1.1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R

For M92-XT R1241, R1243  
R435, R436 change to 100R

Designator	For M96-M2	For Mannheim	M92-XT
R_MEM_1	R628	4.7K	DY
R_MEM_2	R1230	0R	680R
R_MEM_3	R1269	4.7K	10K
C_MEM	C961	1nF	68pF
			2200pF

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	0
ROMSO	GPIO8	BF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
PWRCTRL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	0
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0]	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0

HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVDPDATA[23:20] (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0V). The signals above can be left unconnected if not used.

**AMD RESERVED CONFIGURATION STRAPS**  
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNC, GENERIC

FULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO\_28\_TDO, GPIO21\_BB\_EN

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A 0100
256MB	x001		M25P10A 0101
64MB	x010		M25P20 0101
32MB	x		M25P40 0101
512MB	x	Chinglis (formerly PMC)	M25P80 0101
1GB	x		
2GB	x		
4GB	x		Pm25LV512A 0100
			Pm25LV010A 0101

DIS/UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

**Madison Memory / Straps**



File: \_\_\_\_\_  
Doc Number: \_\_\_\_\_  
Date: Wednesday, November 11, 2009 Sheet 59 of 63

JV71-TR Rev 1

# GDDR3




# GDDR3






# GDDR3





Madison-M96



Madison-M96

- 59.63 DQMA#[0..7] <<>
- 59.63 RDQSA#[0..7] <<>
- 59.63 WDQSA#[0..7] <<>
- 59.63 MAA#[0..12] <<>
- 59.63 MDA#[63..0] <<>

72.41164.H0U  
2ND = 72.51G63.C0U



JDV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **M92 DDR3 A0**

Size A3	Document Number	Rev
	<b>JV50-TR8</b>	<b>-1</b>

Date: Monday, October 26, 2009 Sheet 62 of 63



# GDDR3





Madison-M96

72.41164.H0U  
2ND = 72.51G63.C0U  
Madison-M96

- 59.62 DQMA#[0..7] <<>>
- 59.62 RDQSA#[0..7] <<>>
- 59.62 WDQSA#[0..7] <<>>
- 59.62 MAA#[0..12] <<>>
- 59.62 MDA#[63..0] <<>>

72.41164.H0U  
2ND = 72.51G63.C0U



JV50-TR8

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 DDR3 A1**

Size: A3	Document Number: <b>JV50-TR8</b>	Rev: <b>-1</b>
Date: Monday, October 26, 2009	Sheet: 63	of: 63