

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader





PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2




Dr-Bios.com

ENG DIS MADISON SAMSUNG

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Table of Content			
Size A3	Document Number	Rev	
	JV50-CP	SA	
Date: Tuesday, August 18, 2009		Sheet 2	of 57



FSC	0	1
SPEED	133MHz (Default)	100MHz



Dr-Bios.com


WISTRON CORPORATION

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size A3 Document Number: **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 3 of 57



62.10055.321

2ND = 62.10055.321

Dr-Bios.com


ENG DIS MADISON SAMSUNG

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.






Title: **CPU (1/7)**

Size A3 Document Number **JV50-CP** Rev **SA**


Date: Thursday, September 03, 2009 Sheet 4 of 57



CATHERINE#2177
62.10055.321
 2ND = 62.10055.321



Dr-Bios.com



PROCESSOR CORE POWER

VCC_CORE
52A

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AG25 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

AUBURNDALE

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES




- VTT0 AH14
- VTT0 AH12
- VTT0 AH11
- VTT0 AH10
- VTT0 J14
- VTT0 J13
- VTT0 H14
- VTT0 H12
- VTT0 G14
- VTT0 G13
- VTT0 G12
- VTT0 G11
- VTT0 F14
- VTT0 F13
- VTT0 F12
- VTT0 F11
- VTT0 E14
- VTT0 E12
- VTT0 D14
- VTT0 D13
- VTT0 D12
- VTT0 D11
- VTT0 C14
- VTT0 C13
- VTT0 C12
- VTT0 C11
- VTT0 B14
- VTT0 B12
- VTT0 A14
- VTT0 A13
- VTT0 A12
- VTT0 A11

- VTT0 AF10
- VTT0 AE10
- VTT0 AC10
- VTT0 AB10
- VTT0 Y10
- VTT0 W10
- VTT0 U10
- VTT0 T10
- VTT0 J12
- VTT0 J11
- VTT0 J16
- VTT0 J15

- PSI# AN33 >>> PSI# 47
- AK35 H_VID0 >>> H_VID[6..0] 47
- AK33 H_VID1 >>>
- AK34 H_VID2 >>>
- AL35 H_VID3 >>>
- AL33 H_VID4 >>>
- AM33 H_VID5 >>>
- AM35 H_VID6 >>>
- AM34 >>> PM_DPRSLPVR 47


G15 H_VTTVID1 TP45 Do Not Stuff
 Clarkfield H_VTTVID1 = Low, VTT = 1.1V
 Arrandale H_VTTVID1 = High, VTT = 1.05V

- ISENSE AN35 <<< IMVP_MON 47
- VCC_SENSE AJ34 >>> VCC_SENSE 47
- VSS_SENSE AJ35 >>> VSS_SENSE 47
- VTT_SENSE B15 >>> VTT_SENSE 51
- VSS_SENSE_VTT A15 >>> TP VSS SENSE VTT TP46 Do Not Stuff



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V



CATHERINE#2177
 62.10055.321
 2ND = 62.10055.321

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation		
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (4/7)		
Size	Document Number	Rev
Customr	JV50-CP	SA
Date: Thursday, September 03, 2009	Sheet 7 of	57



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V


- CPU1G
- AT21 VAXG1
 - AT19 VAXG2
 - AT18 VAXG3
 - AT16 VAXG4
 - AR19 VAXG5
 - AR18 VAXG6
 - AR18 VAXG7
 - AR16 VAXG8
 - AP21 VAXG9
 - AP19 VAXG10
 - AP16 VAXG11
 - AN21 VAXG12
 - AN19 VAXG13
 - AN19 VAXG14
 - AN18 VAXG15
 - AN16 VAXG16
 - AM21 VAXG17
 - AM19 VAXG18
 - AM18 VAXG19
 - AM16 VAXG20
 - AL21 VAXG21
 - AL19 VAXG22
 - AL18 VAXG23
 - AL16 VAXG24
 - AK21 VAXG25
 - AK19 VAXG26
 - AK18 VAXG27
 - AK16 VAXG28
 - AJ21 VAXG29
 - AJ19 VAXG30
 - AJ18 VAXG31
 - AH21 VAXG32
 - AH19 VAXG33
 - AH18 VAXG34
 - AH16 VAXG35
 - AH16 VAXG36

AUBURDALE

GRAPHICS

POWER

DBG & DMT



Dr-Bios.com

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: CPU (5/7)

Size A3 Document Number: JV50-CP Rev: SA

Date: Thursday, September 03, 2009 Sheet 8 of 57



2ND = 62.10055.321
62.10055.321



2ND = 62.10055.321
62.10055.321

Dr-Bios.com

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (6/7)

Size A3 Document Number JV50-CP Rev SA



Date: Wednesday, August 26, 2009 Sheet 9 of 57

SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



SB 0817

- Do Not Stuff TP38
- Do Not Stuff TP29
- Do Not Stuff TP32
- Do Not Stuff TP34
- Do Not Stuff TP30
- Do Not Stuff TP33
- Do Not Stuff TP39
- Do Not Stuff TP40
- Do Not Stuff TP31
- Do Not Stuff TP28
- Do Not Stuff TP27
- Do Not Stuff TP36
- Do Not Stuff TP37
- Do Not Stuff TP35




2ND = 62.10055.321
62.10055.321

CATHERINE#2177


AUBURNDALE

RESERVED


VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...




CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.


- RSVD#AH13
- RSVD#AH12
- RSVD#AH25
- RSVD#AK26
- RSVD#AL26
- RSVD#AR2
- RSVD#AJ26
- RSVD#AJ27
- RSVD#AL28
- RSVD#AL29
- RSVD#AP30
- RSVD#AP32
- RSVD#AL27
- RSVD#AT31
- RSVD#AT32
- RSVD#AP33
- RSVD#AR33
- RSVD#AR32
- RSVD#E15
- RSVD#F15
- KEY
- RSVD#D15
- RSVD#C15
- RSVD#A15
- RSVD#AH15
- RSVD#AA5
- RSVD#AA4
- RSVD#TP#R8
- RSVD#TP#AD3
- RSVD#TP#AD2
- RSVD#TP#AA2
- RSVD#TP#AA1
- RSVD#TP#R9
- RSVD#TP#AG7
- RSVD#TP#AE3
- RSVD#TP#V4
- RSVD#TP#V5
- RSVD#TP#N2
- RSVD#TP#AD5
- RSVD#TP#AD7
- RSVD#TP#W3
- RSVD#TP#W2
- RSVD#TP#N3
- RSVD#TP#AE5
- RSVD#TP#AD9



Dr-Bios.com





ENG DIS MADSION SAMSUNG

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU (7/7)	
Size A3	Document Number: JV50-CP
Date: Thursday, September 03, 2009	Sheet 10 of 57







INTVRMEN- Integrated SUS 1.1V VRM Enable High - Enable internal VRs

Integrated VccSua1_05,VccSua1_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable



SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"



Dr-Bios.com

ENG DIS MADSION SAMSUNG



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (1/9)

Size A3 Document Number: JV50-CP Rev: SA





Date: Thursday, September 03, 2009 Sheet 11 of 57

LAN
MINICARD1
MINICARD2



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



Dr-Bios.com


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: PCH (2/9)


Size A3 Document Number JV50-CP Rev SA

Date: Thursday, September 03, 2009 Sheet 12 of 57




Dr-Bios.com





SB 0811



Dr-Bios.com

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (4/9)










Size A3 Document Number JV50-CP Rev SA

Date: Thursday, September 03, 2009 Sheet 14 of 57

GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (6/9)**

Size: A3, Document Number: **JV50-CP**, Rev: **SA**

Date: Thursday, September 03, 2009, Sheet: 16 of 57



Dr-Bios.com



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (7/9)

Size A3	Document Number JV50-CP	Rev SA
---------	-------------------------	--------

Date: Wednesday, August 26, 2009 Sheet 17 of 57



Dr-Bios.com




ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: PCH (9/9)

Size A3 Document Number JV50-CP Rev SA




Date: Tuesday, August 18, 2009 Sheet 19 of 57



REVERSE TYPE















Note:
 If SA0_DIMM0 = 0, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIMM0 = 1, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
 Place these Caps near SO-DIMMA.





Place these caps close to VTT1 and VTT2.





FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMSn+ = ATMSn+ TMSn- = ATMSn- TMSCLK+ = ATMSCLK+ TMSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-
H	TMSn+ = BTMSn+ TMSn- = BTMSn- TMSCLK+ = BTMSCLK+ TMSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMSn+ TMSn- TMSCLK+ TMSCLK-



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 86, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.









Title: **PX SWITCH**

Size A3 Document Number: **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 22 of 57




LCD/INVERTER/CCD CONN




Dr-Bios.com

Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


L=>B0 -DIS
H=>B1 -UMA



CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT CONN**

Size: Document Number: **JV50-CP** Rev: SA

Date: Thursday, September 03, 2009 Sheet 24 of 61



SATA Connector



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size

Document Number

JV50-CP

Rev

SA


Date: Thursday, September 03, 2009

Sheet 26 of

61

Dr-Bios.com

ODD Connector



ENG DIS MADSION SAMSUNG


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ODD		
Size	Document Number				Rev
	JV50-CP				SA
Date:	Thursday, September 03, 2009		Sheet	27	of 61

Dr-Bios.com

BLUETOOTH MODULE



EC20 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request

ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

JV50-CP





Rev

SA

Date: Thursday, September 03, 2009

Sheet 28 of 61


Dr-Bios.com



Dr-Bios.com

ENG DIS MADISON SAMSUNG

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB CONN	
Size	Document Number	Rev	SA
	JV50-CP		
Date: Thursday, September 03, 2009	Sheet 29	of	61



71.57780.M04

Dr-Bios.com





ENG DIS MADSION SAMSUNG

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title BCM57780</p>		
Size	Document Number	Rev
Custom	JV50-CP	SA
Date: Thursday, September 03, 2009	Sheet 30	of 61

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector










Dr-Bios.com

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN CONN

Size: A3	Document Number: JV50-CP	Rev: SA
Date: Thursday, September 03, 2009	Sheet: 31 of 61	



Dr-Bios.com




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Azalia codec ALC272**

Size: A3 Document Number: **JV50-CP** Rev: **SA**


Date: Thursday, September 03, 2009 Sheet 32 of 61



GAIN SETTING



GAIN0	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



SB 0814

Dr-Bios.com

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP**


Size: Document Number: **JV50-CP** Rev: SA

Date: Thursday, September 03, 2009 Sheet 33 of 61



LINE IN




Internal Speaker



LINE OUT





MIC IN




Dr-Bios.com

ENG DIS MADISON SAMSUNG		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: AUDIO jack		
Size: Document Number	Rev: SA	
Date: Thursday, September 03, 2009		Sheet 34 of 61




MDC 1.5 CONN






ENG DIS MADSION SAMSUNG

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MDC	
Size	Document Number
	JV50-CP
Date: Thursday, September 03, 2009	Sheet 35 of 61
Rev	SA

Dr-Bios.com



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Dr-Bios.com

2nd = 20.10079.011
20.10109.001

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cardreader**

Size	Document Number	Rev
		SA


Date: Thursday, September 03, 2009 Sheet 36 of 55

Mini Card Connector(WLAN)


Support debug-card





Mini Card Connector(Robson2 and 3G)



Place near MINI1






Place near MINIC2




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD	
Title	SA
Size A3	Document Number JV50-CP
Date: Thursday, September 03, 2009	Sheet 37 of 61



Dr-Bios.com




Dr-Bios.com



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD




Dr-Bios.com


ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: BIOS			
Size	Document Number	Rev	SA
JV50-CP			
Date: Thursday, September 03, 2009		Sheet 41	of 57

TOUCH PAD



Finger printer



Dr-Bios.com


ENG DIS MADSION SAMSUNG

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Touch PAD and FP			SA
Size	Document Number	JV50-CP	
Date: Thursday, September 03, 2009	Sheet	43	of 61


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



RT8209B 1D05V



Adapter





ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Rev
Power Block Diagram			SA
Size	Document Number	JV50-CP	
Date	Tuesday, August 18, 2009	Sheet	46 of 57

RT8209E for VCCP




Dr-Bios.com

RT9025 for 1D8V_S0



RT9026 for 0D75V_S3




SB 0819

Dr-Bios.com


ENG DIS MADISON SAMSUNG

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title: RT9025 1D8V/RT9026 0D75</p>	
Size	Document Number
<p>Date: Thursday, September 03, 2009</p>	
Sheet	52 of 57
Rev	SA



Dr-Bios.com

RT8209E for VGA




Id=36A
Qg=7.2nC,
Rdson=11.1~13.9mohm

Id=63A
Qg=14~19nC,
Rdson=5.8~7.2mohm

Iomax=22A
OCP>33A

$$V_{out} = 0.75 * ((1 + (R1/R2)))$$

In LAB stage, because of VGA ES sample using VGA_CORE 1.05V



	I/O	Inter Pull Low	GPIO TABLE
NV_VID1_1_D	O	YES	GPU VOLTAGE L: 1.05V GPU VOLTAGE H: 0.95V
NV_VID0_D	O	YES	GPU VOLTAGE L: 1.05V GPU VOLTAGE H: 0.95V

Dr-Bios.com

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8209E VGA CORE**


Size A3 Document Number: **JV50-CP** Rev: _____

Date: Thursday, September 03, 2009 Sheet 55 of 52

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title AD/BATT CONN			Rev SA
Size	Document Number	JV50-CP	
Date: Thursday, September 03, 2009	Sheet 57	of	61

Check test point



Test Point放在Dimm Door打開可量測處





Dr-Bios.com

ENG DIS MADSION SAMSUNG

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AFTE TP			
Size	Document Number		Rev
	JV50-CP		SA
Date:	Thursday, September 03, 2009	Sheet 59	of 57

4 PEG_TXP[15..0] <<< PEG_TXP[15..0]
 4 PEG_TXN[15..0] <<< PEG_TXN[15..0]

4 PEG_RXP[15..0] <<< PEG_RXP[15..0]
 4 PEG_RXN[15..0] <<< PEG_RXN[15..0]




PCI EXPRESS INTERFACE


71.MDSON.M01
 DIS


Dr Bios.com

ENG DIS MADSION SAMSUNG

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Madison PCIE	
File	Rev
Size A3	SB
Document Number	JV50-CP
Date: Thursday, September 03, 2009	Sheet 62 of 68


Layout note:
It should be please near HDMI connector





For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 * VDDRI.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDRI.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used.


71.MDSOM.01

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	x
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	x
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] (Internal PD)	VGA_HSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	x x x x

AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR FULLY PULL UP STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A 0100
256MB	x001		M25P10A 0101
64MB	x010		M25P20 0101
32MB	x		M25P40 0101
512MB	x		M25P80 0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A 0100
2GB	x		Pm25LV010A 0101
4GB	x		




71.MDSOM.01

Do Not Stuff TP128, TP127


For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 * VDDRI.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDRI.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used.


71.MDSOM.01



Do Not Stuff TP128, TP127


For SST1-1.8/SST1-2/DDR1/GDDR1: 0.5 * VDDRI.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDRI.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R



Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used.

71.MDSOM.01



Do Not Stuff TP128, TP127

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.

Rev: SB

Document Number: JV50-CP

Date: Thursday, September 03, 2009 Sheet: 66 of 68

DDR3

