

# JE40 HR DIS/UMA/Muxless Schematics Document Sandy Bridge Intel PCH

*DY :None Installed*  
*DIS:DIS installed*  
*DIS\_Muxless :BOTH DIS or Muxless installed*  
*DIS\_PX:BOTH DIS or PX installed*  
*DIS\_PX\_Muxless:DIS or PX or Muxless installed.*  
*Muxless: Muxless installed.(PX4.0)*  
*PX:MUX installed.(PX3.0)*  
*PX\_Muxless:BOTH PX or Muxless installed.*  
*UMA:UMA installed*  
*UMA\_Muxless:BOTH UMA or Muxless installed*  
*UMA\_PX\_Muxless:UMA or PX or Muxless installed*

*ANNIE: ONLY FOR ANNIE solution.*  
*PSL: KBC795 PSL circuit for 10mW solution installed.*  
*10mW: External circuit for 10mW solution installed.*  
*65W: for 65W adaptor installed.*  
*90W: for 90W adaptor installed.*

Dr-Bios.com


HR UMA

		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		<b>Cover Page</b>	
Size A3	Document Number <b>JE40-HR</b>	Rev <b>-1</b>	
Date: Thursday, December 02, 2010	Sheet 1	of	102

# JE40 HR Block Diagram (Discrete/UMA/co-lay)

SYSTEM DC/DC APL5916KAI 48		CPU DC/DC NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC UP6128PQDD 45		SYSTEM DC/DC UP6183PQAG 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
SYSTEM DC/DC UP6165BQKF 46		SYSTEM DC/DC NCP5911MNTBG 44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC_GFXCORE_PWR
VGA RT8208BGQW 92			
INPUTS	OUTPUTS		
DCBATOUT	VGA_CORE		
TI CHARGER BQ24745RHDR 40			
INPUTS	OUTPUTS		
DCBATOUT	BT+		
SYSTEM DC/DC RT9025 47			
INPUTS	OUTPUTS		
3D3V_S0	1D8V_S0		
SYSTEM DC/DC RT9025-25PSP 93			
INPUTS	OUTPUTS		
1D5V_S3	1V_VGA_S0		
3D3V_S5	1D8V_VGA_S0		
Switches			
INPUTS	OUTPUTS		
1D5V_S3	1D5V_VGA_S0		
3D3V_S0	3D3V_VGA_S0		
PCB LAYER			
L1:Top		L4:Signal	
L2:VCC		L5:GND	
L3:Signal		L6:Bottom	

Project code : 91.4IQ01.001  
PCB P/N : 48.4IQ01.0SA  
Revision : 10267-1



HR UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 2 of 102

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor (CRB has it pulled up with 1-kohm no-stuff resistor) <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

**USB Table**

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

**SATA Table**

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

**PCIE Routing**

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN		Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and +V3ALW in Sx

**SMBus ADDRESSES**

I <sup>2</sup> C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content			
Size	Document Number	Sheet	Rev
A3	JE40-HR	3	-1
Date:	Thursday, December 02, 2010	Sheet	102

CPU1A SANDY 62.10055.421 Change:62.10053.611 2nd = 62.10055.321 3rd = 62.10040.821

Signal Routing Guideline: PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note: Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note: Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note: Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline: EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE: Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.



NOTE: Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.




NOTE: If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

JE40 delete eDP function











20100614 V1.1

SSID = CPU



CRB : 47pf  
CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.



Disabling Guidelines:  
 If motherboard only supports external graphics:  
 Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
 Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistor. power (~15 mW) may be wasted.


Signal Routing Guideline:  
 SM\_RCOMP keep routing length less than 500 mils.

HR UMA		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (THERMAL/CLOCK/PM)		
Size Custom	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010 Sheet 5 of 102		


CPU1C

SANDY

3 OF 9



DDR SYSTEM MEMORY A




SANDY


CPU1D

SANDY

4 OF 9



DDR SYSTEM MEMORY B



SANDY



HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (DDR)

Size: A3 Document Number: JE40-HR Rev: -1

Date: Thursday, December 02, 2010 Sheet 6 of 102





SSID = CPU

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS\_PX\_Muxless



B4: VREF\_DQ CHA



RESERVED

Dr-Bios.com


HR UMA

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU (RESERVED)</b>	
Title <b>CPU (RESERVED)</b>	Rev <b>-1</b>
Size A3	Document Number <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Sheet 7 of 102

POWER

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:  
 4 x 470 uF at Bottom Socket Edge  
 8 x 22 uF at Top Socket Cavity  
 8 x 22 uF at Top Socket Edge  
 8 x 22 uF at Bottom Socket Cavity

VCC\_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- Y25 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC


SANDY

CORE SUPPLY


SVID

SENSE LINES


PEG AND DDR






For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7  
 For CRB VIDALERT# need to pull high 75 ohm close to CPU



VCCIO Output Decoupling Recommendation:  
 2 x 330 uF (3 x 330 uF for 2012 capable designs)  
 5 x 22 uF & 5 x 0805 no-stuff at Bottom  
 7 x 22 uF & 2 x 0805 no-stuff at Top




No-stuff sites outside the socket may be removed.  
 No-stuff sites inside the socket cavity need to remain.



HR UMA

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VCC CORE)  
 Size Document Number JE40-HR  
 Custom  
 Date: Thursday, December 12, 2010 Sheet 8 of 102 Rev -1








SSID = CPU

VAXG Output Decoupling Recommendation:  
2 x 470 uF at Bottom Socket Edge  
2 x 22 uF at Top Socket Cavity  
4 x 22 uF at Top Socket Edge  
2 x 22 uF at Bottom Socket Cavity  
4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU




Disabling Guidelines for External Graphics Designs:  
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.  
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:  
1 x 330 uF  
2 x 1 uF  
1 x 10 uF

POWER



SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

VAXG\_SENSE AK35  
VSSAXG\_SENSE AK34


VCC\_AXG\_SENSE 42  
VSS\_AXG\_SENSE 42

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on s3 power reduction implementation.  
+V\_SM\_VREF\_CNT should have 10 mil trace width

SM\_VREF AL1 <<<< +V\_SM\_VREF\_CNT 37


Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A





VDDQ Output Decoupling Recommendation:  
1 x 330 uF  
6 x 10 uF

PROCESSOR VCCSA: 6A





VCCSA Output Decoupling Recommendation:  
1 x 330 uF  
2 x 10 uF at Bottom Socket Cavity  
1 x 10 uF at Bottom Socket Edge

R902 need be close to pin H23.



HR UMA  
緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.  
Title CPU (VCC GFXCORE)  
Size A3 Document Number JE40-HR Rev -1  
Date: Thursday, December 02, 2010 Sheet 9 of 102

SSID = CPU



Dr-Bios.com

HR UMA

緯創資通 **Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VSS)**

Size A3

Document Number

**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 10 of 102

JE40 delete XDP function

Dr-Bios.com

HR UMA

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>XDP</b>	
Size A3	Document Number <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Rev <b>-1</b>
Sheet 11 of 102	

(Blanking)

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Reserved</b>		
Size	Document Number	Rev
A4	<b>JE40-HR</b>	<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 13 of 102

Dr-Bios.com

# SSID = MEMORY

6 <<< M\_A\_A[15:0] 6

6 M\_A\_BS2 >>>

6 M\_A\_BS0 >>>

6 M\_A\_BS1 >>>

6 M\_A\_DQ[63:0]




6 <<< M\_A\_DQS[7:0] 6

6 <<< M\_A\_DQS[7:0] 6


6 M\_A\_DIM0\_ODT0 >>>

6 M\_A\_DIM0\_ODT1 >>>



15,37 DDR3\_DRAMRST# >>>



Note:  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA0  
 SO-DIMMA TS Address is 0x30  
  
 If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 SO-DIMMA TS Address is 0x32



Layout Note:  
 Place these Caps near SO-DIMMA.



PART NUMBER	Height	TYPE

DM1  
 DDR3-204P-122-GP  
**62.10017.Z51**  
 2nd = 62.10017.V51  
 3rd = 62.10017.M51  
 4th = 62.10017.X41

Dr-Bios.com

HR UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**




Size Custom    Document Number **JE40-HR**    Rev **-1**

Date: Thursday, December 02, 2010    Sheet 14 of 102

# SSID = MEMORY




Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34  
  
SO-DIMMB is placed farther from the Processor than SO-DIMMA



Layout Note:  
Place these Caps near SO-DIMMB.

DM2  
DDR3-204P-126-GP  
62.10024.D41

2nd = 62.10017.R91  
3rd = 62.10017.V61  
4th = 62.10017.X51



HR UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM2**

Size: Custom	Document Number: <b>JE40-HR</b>	Rev: <b>-1</b>
Date: Thursday, December 02, 2010	Sheet: 15	of: 102




(Blanking)

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<b>DDR3-SODIMM2</b>		
Size	Document Number	Rev
A4	<b>JE40-HR</b>	<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 16 of 102

Dr-Bios.com




**L\_DDC\_DATA(PAGE17):**  
This signal is on the LVDS interface.  
This signal needs to be left NC if eDP is used for the local flat panel display

Place near PCH  
UMA\_Muxless  
Impedance: 90 ohm




Close to PCH side



Digital Display Interface

JE40 delete LVDS B channel



PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMI_B_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_CTRLCLK
SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_CTRLDATA	

Dr-Bios.com

HR UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size A3 Document Number: **JE40-HR** Rev: **-1**


Date: Thursday, December 02, 2010 Sheet 17 of 102

**SSID = PCH**




Al6 swap override Strap/Top-Block Swap Override jumper

PCI_GNTI#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
------------	---





BOOT BIOS Strap

GNTI#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



**KBC CLK EMI**


OC[3:0]# for Device 29 (Ports 0-7)  
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

check R1808 R1809 阻值



CRB : 2.2K  
CEKLT: 1K

USB Ext. port 1 (HS)  
External debug port use on Huron river platform  
**USB Table**

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SB add USB port 5

JE40 co-lay USB2.0

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 18 of 102

**SSID = PCH**




Signal Routing Guideline:  
 DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
 DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.





Deep S4/S5 Supported


Deep S4/S5 Not Supported



- For platforms not supporting Deep S4/S5
- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
  - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
  - 3.SLP\_SUS# and SUSACK# are left as 'no connect'
  - 4.SUSWARN# used as SUSPWRDNACK/GPIO30




S0\_PWR\_GOOD after PM\_SLP\_S3# delay 200 ms





PCIE\_WAKE#  
 CRB : 1K  
 CEKLT: 10K

PWRBTN#  
 This signal has an internal pull-up resistor



PM\_RSMRST#  
 CRB : PL 10K  
 ANNIE : PL 100K





JE40 modify 07/16

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

SB modify

RTC\_AUX\_S5  
 R1917 330KR2J-L1-GP  
 R1918 Do Not Stuff  
 DSWODVREN



HR UMA

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (DM I/FDI/PM)		
Size	Document Number	Rev
A3	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 19 of 102

SSID = PCH

65 PCIE\_RXN2  
65 PCIE\_RXP2  
65 PCIE\_TXN2  
65 PCIE\_TXP2

31 PCIE\_RXN4  
31 PCIE\_RXP4  
31 PCIE\_TXN4  
31 PCIE\_TXP4

82 PCIE\_RXN5  
82 PCIE\_RXP5  
82 PCIE\_TXN5  
82 PCIE\_TXP5

JE40 delete New Card function


WWAN CLK

WLAN CLK

LAN CLK







USB3.0 CLK

PCIECLKRQ1# and PCIECLKRQ2#  
Support S0 power only



SMBUS  
Controller Link

CLOCKS



HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size A3 Document Number JE40-HR Rev -1

Date: Thursday, December 02, 2010 Sheet 20 of 102

- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3  
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

**SSID = PCH**




Flash Descriptor Security Override	
HDA_SDOUT	Low = Default High = Enable

No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot

PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V






This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310



HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.

INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Low - Enable external VRs

**RTC Reset**



HR UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**


Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 21 of 102




# SSID = PCH


Note:  
For PCH debug with XDP, need to NO STUFF R2218





GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




## Pass Word Clear



SB VRAM Frequency  
Pull high: 800MHZ  
Pull low :900MHZ





## VRAM Size




PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)

2G  
1G\_512M  
512M\_2G



## SB add Zero ODD function



SB 公板 check different , check need modify or not  
check intel , R2204

TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.





HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 22 of 102



SB 公板 suggest delete 3D3V\_S0, R2313  
 SPI only support 3D3V\_S5  
 The same BIOS SPI ROM power

SSID = PCH



HR UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**


Size: A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 24 of 102

SSID = PCH



COUGAR-GP-U2-NF



COUGAR-GP-U2-NF



Dr-Bios.com

HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (VSS)

Size A3 Document Number JE40-HR Rev -1

Date: Thursday, December 02, 2010 Sheet 25 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com


HR UMA

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--

Title		
<b><i>Clock(colay)</i></b>		


Size	Document Number	Rev
A4	<b>JE40-HR</b>	<b>-1</b>

Date: Thursday, December 02, 2010	Sheet 26 of 102
-----------------------------------	-----------------




SSID = KBC



PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	100.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
-1M	100.0K	64.9K	2.30V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V



SB modify R2756 stuff, R2760 change DY




如果移除PLS function 要改成pull high 3D3V\_AUX\_S5



C2716 need very close to BC

EC GPIO standard PH/PL



JE40 modify

ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

65W\_90W#  
High: 65W / Low 90W  
DISCRETE#  
High: UMA / Low: Discrete

SB EC\_AGND , change GND

HR LMA

Wistron Corporation  
21F, 4th, Sec.1, Hsin-Tsai Wu Rd., Hsinchu,  
Taipei Hsinchu 301, Taiwan, R.O.C.



File: **KBC Nuvoton NPCE795**

Size: Custom  
Document Name: **JE40-HR**  
Date: Thursday, December 02, 2010 11:27:27 AM  
Sheet: 27 of 102



**SSID = Thermal**

## Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)



RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (v)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

## VGA Thermal sensor P2800

SMBUS modify to Page 84


## Fan controller P2793

\*Layout\* 15 mil






緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal P2800/Fan Controller P2793			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	28 of 102




-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去關  
vensor suggest , 需要導入嗎

CLOSE TO PIN1 and 9



MIC2V Ref voltage is 2.5V because Vgs(th) concern can't use 2N702 for desing



HR UMA		
<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	<b>Audio Codec</b>	
Size A3	Document Number	Rev
	<b>JE40-HR</b>	<b>-1</b>
Date: Thursday, December 02, 2010	Sheet 29	of 102

Dr-Bios.com

# AUDIO OP AMPLIFIER

## JE40 delete AMP function

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Audio AMP**

Size

A4

Document Number

**JE40-HR**

Rev

**-1**


Date: Thursday, December 02, 2010

Sheet 30 of 102

Dr-Bios.com

SB modify L3101,2,4,5,6 to 0 ohm

SB modify R3102 DY, R3104 to pull low




U3101  
BCMS57785XA0KMLG-GP  
71.57785.M02  
Change:71.57785.M03  
10月底改打71.57785.M03

HR UMA


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>BCM57780</b>	
Size	Document Number	Rev
Custom	<b>JE40-HR</b>	<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 31 of 102





SB modify add 0 ohm


SB add



Near CARD1 Pin11, Pin18, Pin22



SB to -1



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>RTS5159 (CARD READER)</b>	
Size	Document Number
Custom	<b>JE40-HR</b>
Date:	Thursday, December 02, 2010
Sheet	32 of 102

-1M


(Blanking)

Dr-Bios.com


HR UMA

<b>緯創資通</b>			<b>Wistron Corporation</b>		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>Reserved</b>					
Size	Document Number				Rev
A4	<b>JE40-HR</b>				<b>-1</b>
Date:	Thursday, December 02, 2010			Sheet	33 of 102



# Power Sequence




## ANNIE Run Power




### -1 co-layout SLG55221



-1 modify R3621,D3602 to DY



SB modify part number



HR UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		Power Plane Enable
Size	Document Number	Rev
A3	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 36 of 102






Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation




Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


SB to -1 reserve R3723



Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK




Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK



For U3701 not OD AND gate  
R3719 to 64.15015.6DL  
R3720 to 64.75005.6DL  
R3702 to DY

SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 20mV and the edge must be monotonic




HR UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	ADAPTER
Size A3	Document Number JE40-HR
Date: Thursday, December 02, 2010	Sheet 37 of 102
Rev	-1

# ANNIE solution

## Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>DCIN JACK</b>			
Size	Document Number	Rev	
Custom	<b>JE40-HR</b>	<b>-1</b>	
Date:	Thursday, December 02, 2010	Sheet	38 of 102

# BATTERY CONNECTOR



EC Protect

HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size

Document Number

Rev

**JE40-HR**


**-1**

Date: Thursday, December 02, 2010

Sheet 39 of 102

Dr-Bios.com

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
<b>90w</b>	121k	49.9k			



Dr-Bios.com



HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size: A3 Document Number: **JE40-HR** Rev: **-1**


Date: Thursday, December 02, 2010 Sheet 40 of 102




SB to -1 change 7K32

Close to VFB Pin (pin5)


-1 EE modiyf PR4115 to 33K2 for SIV  
Close to VFB Pin (pin2)






For Discrete only,  
UMA need to DUMMY


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>CPU Core-1(ISL9581)</b>		
Title	Document Number	Rev
	<b>JE40-HR</b>	<b>-1</b>
Date: Thursday, December 02, 2010	Sheet 42 of	102



Vcc\_core  
Iomax=53A  
OCP>97.5A




20100804  
79.47719.2BL  
Pana 470u , 2V  
ESR=6mΩ, tripple=3.5A



Dr-Bios.com






84.00172.037  
SIR172DP-T1-GE3  
Id=20A, Qg=9.8~15nC,  
Rdson=10.3~12.4mohm

PU4401  
84.00172.037  
2nd = 84.08030.037  
UMA\_Muxless

PU4403  
SIR166DP-T1-GE3-GP  
84.00166.037  
2nd = 84.08028.037  
UMA\_Muxless




84.00164.037  
SIR164DP-T1-GE3  
Id=22.8A, Qg=40.6~61nC,  
Rdson=2.6~3.2mohm






Dr-Bios.com

HR UMA		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>CPU Core-3(ISL95831)</b>		
Size	Document Number	Rev
A3	<b>JE40-HR</b>	<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 44 of 102

# TPS51218D for 1D05V



2nd source 還未導入 74.08237.073




20100728  
 Id=19.4A  
 Qg=16.8~25.5nC  
 Rdson=4.9~6.1mohm


20100728  
 Id=12.9A  
 Qg=9.8~15nC  
 Rdson=10.3~12.4mohm

20100728  
 Iomax=14A  
 OCP>21A

Mag. 0.56uH 10\*10\*4  
 DCR=1.6~1.8mohm  
 Idc=25A, Isat=40A



PTC4502 Do Not Stuff  
 PTC4503 SE330U2VDM-L-GP  
 Do Not Stuff  
 2nd = 77.C3371.051 2nd = 77.C3371.051



20100728  
 $V_{out} = 0.704 * (1 + R1/R2)$

# Dr-Bios.com

HR UMA


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1D05V(TPS51218D)**




Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 45 of 102

SSID = PWR.Plane.Regulator\_1p5v0p75v




### 20100805 RT8207L for 1D5V



20100728  
Id=12.9A  
Qg=9.8-15nC  
Rdson=10.3-12.4mohm

20100906

Close to pin23



Close to pin23

20100728  
Iomax=1A  
OCP>1.5A

Close to output cap pin1, not inside of the output cap 2nd source

+0.75VS  
Iomax: 1.2A


-1 PR4608 需要將來都改32k4碼

還未導入 74.51116.073

Close to PIN9


SB R4608 chekc 修改31K6R  
Vout 需再1.55V 以上

$V_{out} = 0.75 * (1 + R1/R2)$



**SSID = PWR.Plane.Regulator\_1p8v**

### RT9025 for 1D8V\_S0



HR UMA


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>LDO 1D8V(RT9025)</b>		
Size	Document Number		Rev		
A4	<b>JE40-HR</b>		<b>-1</b>		
Date:	Thursday, December 02, 2010		Sheet	47	of 102

Dr-Bios.com

# APL5916 for VCCSA

SB modify 2K2 for no run code



$$V_{out} = 0.8 * (1 + R1/R2)$$

VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V


Dr-Bios.com

HR UMA


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>LDO VCCSA(APL5916)</b>	
Size A3	Document Number <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Sheet 48 of 102
Rev <b>-1</b>	

**SSID = VIDEO**


**LVDS CONNECTOR**



**INVERTER POWER**





**Camera Power**




**SSID = VIDEO**

**LCD POWER for ANNIE**



For EMI request  
Close to LVDS connector




HR UMA





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	LCD Connector		Rev
Size	Document Number	JE40-HR	-1
Customer			
Date:	Thursday, December 02, 2010	Sheet 49	of 102

Dr-Bios.com



### Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



HR UMA

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>CRT Connector</b>		
Size A4	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date: Thursday, December 02, 2010	Sheet 50	of 102


Dr-Bios.com




# SSID = VIDEO HDMI Level Shifter & CONNECTOR

UMA\_Muxless : default setting used PS8101. if don't used PS8101 please change C5103-C5110 to 0 ohm resistor


## HDMI DISCRETE/ UMA Co-lay



0806 SB Cap change schematic to Page 84




Close to HDMI Connector



SB to -1 for vendor suggest

Close to Level Shift

## HDMI CONN



SB to -1 add R5124,R5125 for DIS only HPD

5V Tolerance

HR UMA

<b>Wistron Corporation</b> 21F, 88, Sec1, Hsin Tai Wu Rd., Hsuehlin, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>HDMI Level Shifter/Connector</b>	
Size: Custom	Document Number: <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Sheet 51 of 102

Dr-Bios.com

HR UMA

緯創資通 **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**eDP**

Size A3 Document Number Rev

**JE40-HR**


**-1**

Date: Thursday, December 02, 2010 Sheet 52 of 102

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.




HR UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	


Dr-Bios.com

Title			
<b>ITP</b>			
Size	Document Number	Rev	
A4	<b>JE40-HR</b>	<b>-1</b>	
Date:	Thursday, December 02, 2010	Sheet	55 of 102

# SATA HDD Connector





# ODD Connector



SB

# SATA Zero Power ODD



0707 Modify:  
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

Dr-Bios.com

HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>HDD/ODD</b>		
Size A3	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date: Thursday, December 02, 2010	Sheet 56	of 102

ESATA Power

USB CHARGER

Dr-Bios.com

HR UMA

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>E-SATA/USB CHARGER</b>		
Size A3	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date: Thursday, December 02, 2010	Sheet 57 of 102	

SSID = AUDIO

Speaker Connector

LINE1 OUT  
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal  
Microphone

JE40 delete Line in function

Dr-Bios.com

HR UMA


緯創資通 <b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title	
<b>Audio Jack</b>	
Size A3	Document Number <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Rev <b>-1</b>
Sheet 58 of 102	

SSID = LOM





GIGA Lan Transformer

XF5901  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.88160.30B  
2nd = 68.HD081.30B



LAN MDI Off-Page




XF5902  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.88160.30B  
2nd = 68.HD081.30B



SB modifyf Pin9 Pin10 SWAP



SB modify For EMI



HR UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			LAN CONNECTOR		
Size	Document Number		Rev		
Custom	JE40-HR		-1		
Date:	Thursday, December 02, 2010	Sheet	59	of	102

Dr-Bios.com




**SPI FLASH ROM (4M byte) for PCH**  
**SSID = Flash.ROM**




**SPI ROM Equal length need to less than 500mil**

PCH and EC length less than 6.5 inch



**SSID = RBATT**






HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Flash/RTC</b>			
Size	Document Number		Rev
Custom	<b>JE40-HR</b>		<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 60 of	102

**SSID = USB**

### IO Board USB Power



HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>USB Power SW</b>		
Size	Document Number				Rev
A4	<b>JE40-HR</b>				<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet	61	of	102

Dr-Bios.com


Dr-Bios.com

HR UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<b>USB 3.0 Port</b>			
Size	Document Number	Rev	
A3	<b>JE40-HR</b>	-1	
Date:	Thursday, December 02, 2010	Sheet 62	of 102

**SSID = User.Interface**  
 Bluetooth Module conn.

## ANNIE Bluetooth Module



HR UMA

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Bluetooth</b>	
Size	Document Number
A4	<b>JE40-HR</b>
Date	Rev
Thursday, December 02, 2010	<b>-1</b>
Sheet 63 of 102	

Dr-Bios.com

# Finger printer

## JE40 delete FP function



HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**

Size

Document Number

Rev

A4

**JE40-HR**

**-1**


Date: Thursday, December 02, 2010

Sheet 64 of 102

Dr-Bios.com



**SSID = Wireless**

# Mini Card Connector(802.11a/b/g/n)




WLAN1  
 PTWO-CONN52A-9-GP-U  
**20.F1519.052**  
 2nd = 62.10043.A51  
 3rd = 20.F1693.052  
 4th = 20.F1743.052

## SB modify for SIV



## RF suggestion



HR UMA

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>MINICARD(WLAN)/ITP CONN</b>		
Size A4	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date Thursday, December 02, 2010	Sheet 65	of 102




Dr-Bios.com

# SSID = Wireless


## Mini Card Connector(WWAN)

20100712 V1.5


Place near MINI Card CONN



19,31,65,82 PCIE\_WAKE# >>>



### RF suggestion



HR UMA

緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>WWAN Connector</b>		
Size A4	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date: Thursday, December 02, 2010	Sheet 66 of 102	

Dr-Bios.com

(Blanking)

HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A4

Document Number

**JE40-HR**

Rev  
**-1**


Date: Thursday, December 02, 2010

Sheet 67 of 102


Dr-Bios.com




### Power button LED






### Power STDBY\_LED





### Battery LED2 (DC\_BATFULL)




### Battery LED1 (CHARGE)




### SATA HDD LED



### WLAN\_LED




### 3G\_LED



HR UMA			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: LED Bard/Power Button			
Size: Custom	Document Number: JE40-HR	Sheet: 68	Rev: -1
Date: Thursday, December 02, 2010		of	102



SSID = KBC

# Internal KeyBoard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  
 KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

26 **K/B** 1 **SB to -1 modify Part number**



# TOUCH PAD




# FFC 異面

HR UMA

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Key Board/Touch Pad</b>		
Size A4	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date Thursday, December 02, 2010	Sheet 69	of 102

# Dr-Bios.com



HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4

Document Number

**JE40-HR**


Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 70 of 102

Dr-Bios.com



HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size

A4

Document Number

**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 71 of 102

Dr-Bios.com

(Blanking)




Dr-Bios.com

HR UMA

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>	
Size A3	Document Number <b>JE40-HR</b>
Date: Thursday, December 02, 2010	Sheet 72 of 102 Rev <b>-1</b>

# SD/XD/MS Card Reader

**SSID = SDIO**



HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CARD Reader CONN**

Size A4 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 74 of 102

Dr-Bios.com

SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA

Dr-Bios.com

HR UMA

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>New Card</b>		
Size A3	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
Date: Thursday, December 02, 2010	Sheet 75	of 102

**SSID = User.Interface**

## Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Free Fall Sensor**

Size

A4

Document Number

**JE40-HR**

Rev

**-1**

Date: Thursday, December 02, 2010

Sheet 79 of 102

Dr-Bios.com



(Blanking)

HR UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **Reserved**

Size A4	Document Number <b>JE40-HR</b>	Rev <b>-1</b>
------------	-----------------------------------	------------------

Date: Thursday, December 02, 2010 Sheet 80 of 102


Dr-Bios.com

### PWRCN1 FFC 異面




PWRCN1  
ACES-CON10-20-GP  
**20.K0422.010**  
2nd = 20.K0382.010

### USBCN1 FFC 同面



USBCN1  
ACES-CON26-11-GP  
**20.K0315.026**  
2nd = 20.K0370.026


### 0806 change 10Pin



USBCN2  
ACES-CON10-18-GP  
**20.K0315.010**  
2nd = 20.K0392.010

### USBCN2 FFC 同面

-1 add RF connector  
BAE40 Only



RF\_CN1  
ACES-CON2-11-GP  
**20.F0772.002**  
BAE40


### Cable Wire to BD

HR UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title			
<b>IO Board Connector</b>			
Size	Document Number	Rev	
A4	<b>JE40-HR</b>	<b>-1</b>	
Date:	Thursday, December 02, 2010	Sheet	82 of 102

Dr-Bios.com



SB 因為 sequence 會有兩段  
R8303 change to pull low 預留 ??

SB Missed 1x 22uF. C8356 Vendor suggest

1.05V +/- 3%  
2,200mA  
(See NV DG)

X7R, Under GPU.

X7R, Under GPU.

3.3V +/- 5%  
240mA  
(See NV DG)

-1 Vendor suggest modify 3D3V\_VGA\_S0

X7R, Under GPU.

3.3V +/- 5%  
120mA  
(See NV DG)

X7R, Under GPU.

SB modify to 3D3V\_VGA\_S0


1.05V +/- 3%  
120mA  
(See NV DG)

X7R, Under GPU.




N12P GV: 71.0N12P.A0U  
N12P GS: 71.0N12P.E0U  
N11P GS: 71.0N11P.E0U

### LVDS Interface

1.05V +/- 3%  
220mA  
(See NV DG)




3.3V +/- 5%  
220mA  
(See NV DG)




SB modify connector to IFPCDE\_PLLVDD\_PWR

Under GPU.  
SB modify connector to IFPC\_IOVDD\_PWR


SA R8412, R8413 change DY  
SB R8412, R8413 change delete




Under GPU.



1.05V +/- 3%  
285mA  
(See NV DG)



3.3V +/- 5%  
440mA (220mA each, max 2 links)  
(See NV DG) 300ohm@100MHz ESR=0.25





### HDMI Interface

HR UMA		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
<b>緯創資通 GPU Memory(2/5)</b>			
Title	Document Number	Rev	
	<b>JE40-HR</b>	<b>-1</b>	
Date: Thursday, December 02, 2010	Sheet 84 of	102	




300ohm@100MHz ESR=0.25ohm



3.3V +/- 5%  
120mA  
(See NV DG)




1.05V +/- 3%  
150mA  
(See NV DG)



**VGA Thermal sensor P2800**




SIMS50-CP SUPPORT						
STATE	NVDD0_ALTV	NVDD0_ALTV0	N11M0GP	N11M0GP2	N11P0GP1	N11P0GP2
P12	0	0	0.85V	0.85V	0.85V	0.85V
P8	0	1	0.85V	0.85V	0.85V	0.5V
D9	1	0	1.00V	1.00V	1.00V	0.85V




**NVIDIA TABLE**

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 20Kohm 64*16*8 800MHZ	Samsung 512 20Kohm 64*16*4 800MHZ	Samsung 2G 45Kohm 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL



**TABLE -1 modify N12P GV setting**



NVIDIA	71.0N12P.E0U	71.0N12P.A0U			
	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL



**Dr-Bios.com**



Hy2G\_64.34825.6DL, Hy1G\_64.15025.6DL, Sam1G512M\_64.20025.6DL, Sam2G\_64.45325.6DL

# EDP 50A (TDP 37W)





Dr-Bios.com

HR UMA		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>GPU DPPWR/GND(5/5)</b>			
Size A3	Document Number	Rev	
	<b>JE40-HR</b>	<b>-1</b>	
Date: Thursday, December 02, 2010	Sheet 87	of	102




VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
 VRAM HYNIX 2Gb VR.2GB0G.001  
 DG requires 4x0.1uF and 8x1.0uF per VRAM chip




Dr-Bios.com






Dr-Bios.com

HR UMA		
<b>緯創資通 Wistron Corporation</b>		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>GPU-VRAM3,4 (2/4)</b>		
Size	Document Number	Rev
Custom	<b>JE40-HR</b>	<b>-1</b>
Date:	Thursday, December 02, 2010	Sheet 89 of 102




SB to -1 modify to VRAM5\_VREF




SB to -1 modify to VRAM5\_VREF

VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
 VRAM HYNIX 2Gb VR.2GB0G.001


DG requires 4x0.1uF and 8x1.0uF per VRAM chip



Dr-Bios.com




SB to -1 modify to VRAM7\_VREF




SB to -1 modify to VRAM7\_VREF

SB to -1 modify to VRAM7\_VREF


FOR VRAM7



CLOSE TO THE MEMORY



FOR VRAM8



DIS\_Muxless  
VRAM = N12PGS  
VRAM SAMSUNG 1Gb VR.1GB0B.006  
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
VRAM HYNIX 2Gb VR.2GB0G.001

HR UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wai Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title GPU-VRAM7,8 (4/4)

Size Document Number JE40-HR


Customer -1

Date: Thursday, December 02, 2010 Sheet 91 of 102


Dr-Bios.com



**+3VS to 3.3V\_DELAY Transfer**




**1D5V\_VGA\_S0**



SB modify to 84.03006.A37


**1.05V to 1.05V\_VGA\_S0 Transfer**

**RT9025 for 1D8V\_VGA +3VS to 1.8V Transfer**



1D8V\_S0\_NV = IFPA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.

**-1 co-layout SLG55221**



-1 modify R9322 上件

HR UMA





**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DISCRETE VGA POWER**




Size Custom: Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 93 of 102

# LVDS Channel A



# Panel BL brightness/Power En/BL En



HR UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LVDS Switch**

Size

Document Number

Rev

**JE40-HR**


**-1**

Date: Thursday, December 02, 2010


Sheet 94 of 102

Dr-Bios.com


Close to CRT Board CONN




CRT DDCDATA & DDCCLK



Pull high 在CRT




SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift

L=>B0 --DIS  
H=>B1 --UMA



SB to -1 modify R9503, R9504 to 10 ohm





Dr-Bios.com

SSID = SDIO

Dr-Bios.com

HR LIMA		
緯創資通		Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
TOUCH PANEL		
Size A2	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 96	of 102










### Check test point

3D3V_S0	1	AFTP1
3D3V_AUX_S5	1	AFTP7
3D3V_S5	1	AFTP8
5V_S5	1	AFTP9
19.27 PM_PWRBTN#	<<<	AFTP10
5.22.36 H_CPUUPWRGD	>>>	AFTP11
27.36 S5_ENABLE	<<<	AFTP12
5.18.27.31.36.65.66.71.82 PLT_RST#	>>>	AFTP13

Test Point放在Dimm Door打開可量測處

**SB to -1 BOM add SPR2**  
**-2 delete SPR5**

Change:34.40V16.001



Dr-BIOS.com

HR UMA


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size A3 Document Number **JE40-HR** Rev **-1**

Date: Thursday, December 02, 2010 Sheet 97 of 102

# Power Sequence




Dr-Bios.com

HR UMA		
緯創資通		Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size	Document Number	Rev
A3	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 98 of 102

# Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO



(DC mode)


red word: KBC GPIO






Dr-Bios.com

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




Dr-Bios.com

# Thermal Block Diagram



# Audio Block Diagram



Dr-Bios.com