


ZO3 SYSTEM BLOCK DIAGRAM






Dr-Bios.com




PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



LAYOUT: Place bypass cap on topside of board

NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
 PLACE CLOSE TO VLDT0 POWER PINS





Athlon 64 S1 Processor Socket

PROJECT : ZO3
Quanta Computer Inc.


Size Document Number Rev 1A
ATHLON64 HT I/F

Date: Wednesday, April 25, 2007 Sheet 2 of 30

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Processor DDR2 Memory Interface




Dr-Bios.com




ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

CPU_VDDA_RUN







If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300-Ω (±5%) pulldown to VSS.






PSI_L is a Power Status Indicator signal. This signal is asserted when the processor is in a low power state. PSI_L should be connected to the power supply controller, if the controller supports "skippable, or diode emulation mode". PSI_L is asserted by the processor during the C3 and S1 states.



TEST29_L and TEST29_H differential pair should have an 80-ohm differential trace routed to a termination resistor. These traces should be shorter than 1.5-inches. 6/15/17








CPU H/W MONITOR



Dr-Bios.com

PROCESSOR POWER AND GROUND







A1:AJMCP670T00
A2:AJMCP670T04

U20A


MCP67 Used UMA Only	
MCP67 Signal Name	Component
RGB_DAC_RSET	STUFF
RGB_DAC_VREF	STUFF
DDC_DATA0	*10K LEAVE NC
TV_DAC_RSET	STUFF
TV_DAC_VREF	STUFF
IFPAB_RST	STUFF
IFPAB_VPROBE	STUFF
DDC_DATA2	*10K LEAVE NC
HPLUG_DET3	22K PULLDOWN
HDMI_RSET	STUFF
HDMI_VPROBE	STUFF
DDC_DATA3_R	10K PULLHIGH
HDCP_ROM_SDATA	10K PULLHIGH
HPLUG_DET2_R	6.2K PULLDOWN

MCP67 Unused UMA Only	
MCP67 Signal Name	Component
RGB_DAC_RSET	STUFF
RGB_DAC_VREF	STUFF
DDC_DATA0	10K PULLHIGH
TV_DAC_RSET	STUFF
TV_DAC_VREF	STUFF
IFPAB_RST	STUFF
IFPAB_VPROBE	STUFF
DDC_DATA2	10K PULLHIGH
HPLUG_DET3	22K PULLDOWN
HDMI_RSET	STUFF
HDMI_VPROBE	STUFF
DDC_DATA3_R	10K PULLHIGH
HDCP_ROM_SDATA	10K PULLHIGH
HPLUG_DET2_R	6.2K PULLDOWN




Datasheet error its should be +1.8 plane
MCP67_THERMIP# R352 300 4
HTCPU_STOP# R350 300 4
HTCPU_RST# R348 300 4
HTCPU_PWRGD R338 300 4
MCP67_PROCHOT# R356 300 4


FOR UMA ONLY




B2B: changed CAP value



C3A: Remove C426, R332 for Nvidia suggest.




DACS





[LVDS]


C3A: Remove C77, R331 for Nvidia suggest.




FLAT PANEL



FOR UMA ONLY




FOR DVI IS NOT IMPLEMENTED





PROJECT : Z03
Quanta Computer Inc.

Size	Document Number	Rev
	MCP67(HT/VGA/FLAT_PANEL)	1A
Date:	Wednesday, April 25, 2007	Sheet 7 of 30



[MXM]
[NEW CARD]
[TV]
[MINI CARD]


[NEW CARD]
[MINI CARD]




D3B:PIN U24 GO GND DIRECTLY

Add 0R resistor, The resistor should only be stuffed for MCP67D


C3A: Remove R116 for Nvidia suggest.




PCI/LPC PULL-UP






CLOCK BYPASS




Dr-Bios.com




1.1K for MCP67D only
 732 1% pull-down to GND for other MCP67 models




USB PULL-DOWN




MCP67 STRAPPING



C3A:BCZ timing issue, modify to 22P




RTC



PROJECT : Z03
Quanta Computer Inc.

Size	Document Number	Rev
	MCP67(LAN/HDA/USB/HDD/RTC)	1A
Date:	Wednesday, April 25, 2007	Sheet 10 of 30


MCP67 POWER PLANE/GND & BYPASS




D3B:C159 CHANGE TO 0603, L38 CHANGE TO CX080300009, R145 CHANGE TO 0402

MCP67 Unused UMA Power	
MCP67 Signal Name	Component
+3VDAC	STUFF
+1.8V_IFP	STUFF
+3.3V_HDMI	STUFF
+3.3V_PLL_IFPP	STUFF
+3.3V_PLL	STUFF

TRACE WIDTH / SPACING :	
+1.2V_HT_PLL	25mil / 10mil
+3.3V_PLL	25mil / 10mil
+3VDAC	25mil / 10mil
+1.8V_IFP	25mil / 10mil
+3.3V_HDMI	25mil / 10mil
+3.3V_PLL_IFPP	25mil / 10mil
1.2V_PEA	25mil / 10mil
+1.2V_PED	25mil / 10mil
+1.2V_PLLPE	25mil / 10mil
+1.2V_PLLPE_SS	25mil / 10mil
+1.2V_SP_D	25mil / 10mil
+1.2V_SP_A	25mil / 10mil
+1.2V_PLL_SP_VDD	25mil / 10mil
+1.2V_PLL_SP_SS	25mil / 10mil
+3.3V_RMGT	25mil / 10mil
+3.3V_PLL_MAC_DUAL	25mil / 10mil
+3.3V_USB_DUAL	25mil / 10mil
1.2V_DUAL	25mil / 10mil
+3V_DUAL	25mil / 10mil
+1.2V_RBB	25mil / 10mil





MCP67 7 OF 7	
W20G_VREF	W20G_PCLK
W20G_CCA_STATUS	W20G_DATA_EN
W20G_SERIAL_DATA	W20G_DATA7
W20G_PHY_RESET#	W20G_DATA8
W20G_TX_EN	W20G_DATA9
W20G_RX_EN	W20G_DATA4
W20G_PHY_ACTIVE	W20G_DATA3
W20G_STOPC	W20G_DATA2
W20G_VDD	W20G_DATA1
	W20G_DATA0




PROJECT : Z03
Quanta Computer Inc.

Size	Document Number	Rev
	MCP67(POWER/GND)	1A
Date:	Wednesday, April 25, 2007	Sheet 12 of 30





LVDS


SINGLE_CH




Edison-- 1025 Modify the LVDS pin definition



LCD POWER




CAMERA MODULE POWER




CRT


Close MXM CONN




TV Out (SVHS) MiniDIN 7-pin



ESD Protect





D3B: Change L8,L9,L10 P/N




Remove HDMI


Dr-Bios.com




LAN_CRIS	1	auto-na	Advertise All Capabilities, Prefer Slave
LAN_COL	1	auto-na	
LAN_INT	1	auto-na	
CONFIG8	1	auto-na	



RJ45-11





Transformer




LED Configuration

	Set Register 24 Control Bit=1
LED_LINK1000	LOW=LINK UP (ANY SPEED)
LED_TX	BLINKING=TRANSMITTING OR RECEIVING









USB MB port



CIR




LID SWITCH



BLUETOOTH MODULE CONNECTOR



Dr-Bios.com

MINI-Card



D3B: add C580 for EMI request.


If M.P must NC all debug R




Need reserve 3G pin define
Check Footprint

New card



D3B: Add R479 for NEW card CPPE#




NEW CARD'S POWER SWITCH




CPPE# : (Internal Pull Up , active low when card support PCIE)
CPUSB# : (Internal Pull Up , active low when card support USB)
SHDN# : (Internal Pull Up)




SATA HDD1



TP SWITCH




TP CONN



EMI near CN15
























ODD (PATA)




Dr-Bios.com

CODEC (ALC268)








I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled (*) if using FWH device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware


SMBUS PULL-UP




ACER ID



SPI FLASH





INTERNAL KEYBOARD STRIP SET




PROJECT : Z03
Quanta Computer Inc.

Size	Document Number	Rev
	PC8769L & FLASH	1A
Date:	Wednesday, April 25, 2007	Sheet 21 of 30




INT K/B



FFC_26P_KB






Debug




C3A: Modify LED control behavior

LED

10/16: Changed. Follow BL3 LED




CPU FAN




FANPWR = 1.6 * VSET

DEBUG PORT






Reserved for LPC debug card




Button

BUTTON MATRIX

	MY0
MX1	MAIL
MX2	WWW
MX4	WIRELESS
MX5	BLUETOOTH




D3B: add C578




PROJECT : ZO3
Quanta Computer Inc.


Size	Document Number	Rev
	FAN,SWITCH,LED,KB,DEBUG PORT,TP	1A
Date:	Wednesday, April 25, 2007	Sheet 22 of 30




12/18 change

CELL-SET = Hi ----> Cells = VDD ---->4S
 CELL-SET = Low ----> Cells = GND ---->3S


 PROJECT : Z03 Quanta Computer Inc.		Size	Document Number	Rev
		Custom	ISL6251 CHARGER	A
Date:	Wednesday, April 25, 2007	Sheet	23	of 30




C3A: PQ19, PQ20, PQ23, PQ25 changed P/N




C3A: PQ19, PQ20, PQ23, PQ25 changed P/N




C3A: PQ19, PQ20, PQ23, PQ25 changed P/N




C3A: PQ19, PQ20, PQ23, PQ25 changed P/N




C3A: PQ26 changed P/N



Dr-BIOS.com



Dr-Bios.com





VID[1:0]		
VID1	VID0	
0	0	1.2V
0	1	1.1V
1	0	1.0V
1	1	0.9V



MCP67 TABLE

INPUTS		OUTPUTS			VOUT1
G1	G0	OD1	OD2	OD3	
0	0	0.75x(1+R1/R2+R1/R3+R1/R4)			1.2V
1	0	0.75x(1+R1/R2+R1/R3)			1.1V
0	1	0.75x(1+R1/R2+R1/R4)			1.0V
1	1	0.75x(1+R1/R2)			0.9V





SC471A Set

- check: (1) PGD signal: pull high resistor?
 (2) EN pin : connect a resistor to GND.
 (3) suggestion : adding one more IRF7832 as Lowside Mosfet.





Dr-Bios.com



Dr-Bios.com