


Huron River Platform Rev 2.1

BLOCK DIAGRAM



DC & BATT. Conn.

Reset Circuit

Skew Holes

Dr-Bios.com

Dr-Bios.com


SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)
PlamRest Thermal Sensor (G781)	1001100x (98h)

PCIE 1	CardReader
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A

SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	N/A
USB 4	Bluetooth
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	SIM Card
USB 11	3G
USB 12	N/A
USB 13	N/A











If Support PCIe Gen3, change AC Cap to 0.22uF

EIH31 : 1201-006D000 MOBILE rPGA CPU SOCKET 988B





PEGATRON Title : CPU(1)_DMI,PEG,FDI		
Engineer: JAY TSAI		
Size	Project Name	Rev
Custom	EIH31	1.0
Date: Friday, January 07, 2011	Sheet 3 of 99	

+1.5V_VCCDDQ	1.5V_VCCDDQ	7
+3VS	+3VS	16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+3VSUS	+3VSUS	22,24,27,28,30,59,81,82,84,92
+VCCP	+VCCP	3,6,25,26,27,30,32,55,82
+3V	+3V	24,52,53,55,59,91




Dr-Bios.com





Dr-Bios.com



POWER





SV-DC 0.8V ~ 1.35V



8.5A





SOCKET989
12V013ASM000

POWER


SENSE LINES	VAXG1 VAXG2 VAXG3 VAXG4 VAXG5 VAXG6 VAXG7 VAXG8 VAXG9 VAXG10 VAXG11 VAXG12 VAXG13 VAXG14 VAXG15 VAXG16 VAXG17 VAXG18 VAXG19 VAXG20 VAXG21 VAXG22 VAXG23 VAXG24 VAXG25 VAXG26 VAXG27 VAXG28 VAXG29 VAXG30 VAXG31 VAXG32 VAXG33 VAXG34 VAXG35 VAXG36 VAXG37 VAXG38 VAXG39 VAXG40 VAXG41 VAXG42 VAXG43 VAXG44 VAXG45 VAXG46 VAXG47 VAXG48 VAXG49 VAXG50 VAXG51 VAXG52 VAXG53 VAXG54
VREF	VAXG1 VAXG2 VAXG3 VAXG4 VAXG5 VAXG6 VAXG7 VAXG8 VAXG9 VAXG10 VAXG11 VAXG12 VAXG13 VAXG14 VAXG15 VAXG16 VAXG17 VAXG18 VAXG19 VAXG20 VAXG21 VAXG22 VAXG23 VAXG24 VAXG25 VAXG26 VAXG27 VAXG28 VAXG29 VAXG30 VAXG31 VAXG32 VAXG33 VAXG34 VAXG35 VAXG36 VAXG37 VAXG38 VAXG39 VAXG40 VAXG41 VAXG42 VAXG43 VAXG44 VAXG45 VAXG46 VAXG47 VAXG48 VAXG49 VAXG50 VAXG51 VAXG52 VAXG53 VAXG54
DDR3 -1.5V RAILS	VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ11 VDDQ12 VDDQ13 VDDQ14 VDDQ15
SA RAIL	VCCSA1 VCCSA2 VCCSA3 VCCSA4 VCCSA5 VCCSA6 VCCSA7 VCCSA8
MISC	VCCPLL1 VCCPLL2 VCCPLL3

VAXG_SENSE
VSSAXG_SENSE


AK35
AK34

VCCGT_SENSE 80
VSSGT_SENSE 80


SM_VREF
AL1




VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15





VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8





VCCSA_SENSE
FC_C22
VCCSA_VD1



- +VCCP 3,4,6,25,26,27,30,32,55,82
- +1.5V0 5,16,55,83
- +VCCSA0 82
- +1.8VS0 24,26,55,84
- +1.5V_VCCDDQ 4
- +V_SM_VREF0 +V_SM_VREF



Dr-Bios.com



Dr-Bios.com

CFG strapping information:

CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection

- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port


CFG[6:5]: PCI Express Port Bifurcation Straps

- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4


CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training



CFG2 : Check H34 layout request



DIMM0_VREF_DQ_R Pull Down 1k ohm
 DIMM1_VREF_DQ_R Pull Down 1k ohm
 Design Guide 0.9 Figure 43 (436735)



For future platform use



SOCKET989
 12V013ASM000

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

PEGATRON		Title : NB(7)_****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
A	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	14 of 99

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B



B

A


A

Dr-Bios.com


PEGATRON		Title : NB(8)_****	
		Engineer: JAY TSAI	
Size	Project Name		Rev
A	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	15 of 99
		2	1






Layout Note: Place these caps near SO DIMM 0



Layout Note: Place these caps near SO DIMM 0




Dr-Bios.com



DDR3 Vref

Default M1 →
 Power remove M_REF function.
 M1: Fixed SO-DIMM VREF_DQ



- +1.5V_DDR3O — +1.5V_DDR3 16,17
- +V_VREFO — +V_VREF
- +V_VREF_DDR3O — +V_VREF_DDR3 7,16,17,83
- +V_SM_VREFO — +V_SM_VREF
- +3VO — +3V 4,24,52,53,55,59,91
- +5VSUSO — +5VSUS 22,27,81,82,83,84,87,91
- +5VAO — +5VA 59,81,88

Dr-Bios.com



PEGATRON			Title DDR3(3) CADQ Voltage
			Engineer: JAY TSAI
Size B	Project Name EIH31	Rev 1.0	
Date: Thursday, January 13, 2011		Sheet 18	of 99

Dr-Bios.com

R1.4--2



PEGATRON		Title : VID Controller	
		Engineer: JAY TSAI	
Size C	Project Name EIH31	Rev 1.3	
Date: Tuesday, January 04, 2011		Sheet	19 of 99

RTC battery








Request by CSC for CMOS clear function




CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)







TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)






0200-00HU000 C.S 907552 A1 QMZY BGA942 INTEL/COUGAR POINT PCH



+3VS0_O \rightarrow +3VS 4,16,17,20,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
 +VTT_PCH_ORG_O \rightarrow +VTT_PCH_ORG 22,26,27
 +3VSUS_ORG_O \rightarrow +3VSUS_ORG 20,22,24,25,27



25-MHz is required in:
 1. FCIM
 2. BTM for PCH Display Clock generation in Integrated Graphics platforms






check clk peg option
 check clk free run



Remove CLK_USB48_CR, because CR is PCIE interface.
 Remove test point.

E1H








Remove EC_SUSACK# pin, because we need KSD16 function.







PM_RSMRST# has pull down 10k ohm in EC



Dr-Bios.com

+3V5 4,16,17,20,21,22,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92



CRT Disable: (For discrete graphic)

1. NC:
CRT_RED,CRT_GREEN,CRT_BLUE
CRT_HSYCN,CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

DisPlay Port Disable: (For discrete graphic)










1. NC:
ALL

LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS,VccTX_LVDS

Dr-Bios.com


+3VSUS O → +3VSUS 4,22,27,28,30,59,81,82,84,92
 +3VS O → +3VS 4,16,17,20,21,22,23,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
 +3V O → +3V 4,52,53,55,59,91
 +3VSUS_ORG O → +3VSUS_ORG 20,21,22,25,27
 +12VS O → +12VS 28,36,46,91
 +1.8VS O → +1.8VS 7,26,55,84







Dr-Bios.com

	PCB_ID1	PCB_ID0
SR	L	L
ER	L	H
PR	H	L
MP		







+3VSO +3VS 4, 16, 17, 20, 21, 22, 23, 24, 26, 27, 28, 30, 32, 36, 37, 40, 44, 45, 46, 48, 50, 51, 53, 54, 55, 59, 91, 92
+3VSIU +3VSIUS 4, 22, 24, 27, 28, 30, 59, 81, 82, 84, 92
+VCCP +VCCP 3, 4, 6, 26, 27, 30, 32, 55, 92
+3VSIU_ORG +3VSIU_ORG 20, 21, 22, 24, 27



DGPU_PWROK has 100 ms software delay,
no hardware delay requirement




Dr-Bios.com




Dr-Bios.com

PCH SPI ROM



PCH SMBus





remove MOS & pull-high resistor, because there is the function at page 74


Dr-Bios.com

Dr-Bios.com


PEGATRON		Title : CLK_IC99LR63197	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	29 of 99



For NPCE795 Power







For PU / PD




794L:06V380000003
 795L:06V380000001 (BOM use)

Dr-Bios.com






The pin define is checked to keyboard spec. R is KSO, C is KSI. The connector pin define is the same the KB.




+5VS 27,30,36,37,46,48,50,51,54,55,59,80,91

Dr-Bios.com

+VCCP  +VCCP 3,4,6,25,26,27,30,55,82
 +3VA_ECO  +3VA_EC 28,30
 +3VSO  +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92

Thermal Policy



Dr-Bios.com

PEGATRON Title : RST_Reset Circuit		Engineer: JAY TSAI
<OrgName>		
Size	Project Name	Rev
Custom	EIH31	1.0
Date: Thursday, January 13, 2011		
Sheet 32 of 99		

Dr-Bios.com


PEGATRON		Title : MDC CONN	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	55 of 99

Audio Codec






DIGITAL

ANALOG


Intel 1.01 Design Guide update #440484
R1.3 use dual mosfet






- +5V_S0 ○ ○ +5V 27,30,31,37,46,48,50,51,54,55,59,80,91
- +3V_S0 ○ ○ +3V 4,16,17,20,21,22,23,24,25,26,27,28,30,32,37,40,44,45,46,48,50,51,53,54,55,59,91,92
- +5V_AUDIO ○ ○ +5V_AUDIO 37



HeadPhone Out



EXT MIC IN










ER 1129
Change the PART & SYMBOL (8VIA)

Dr-Bios.com

+5V_S0 ○ = +5V_S 27,30,31,36,46,48,50,51,54,55,59,80,91
 +3V_S0 ○ = +3V_S 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,40,44,45,46,48,50,51,53,54,55,59,91,92
 +5V_S_AUDIO ○ = +5V_S_AUDIO 36

Internal Speaker Conn.



Dr-Bios.com

Dr-Bios.com


PEGATRON		Title : AUD(3)_FM2010	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011			
		Sheet	38 of 92

Dr-Bios.com

PEGATRON		Title : AUD(4) ****	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	39 of 99

From System's PCIE interface


- 21 PCIE_TXP1_CR PCIE_TXP1_CR
- 21 PCIE_TXN1_CR PCIE_TXN1_CR
- 21 PCIE_RXP1_CR PCIE_RXP1_CR
- 21 PCIE_RXN1_CR PCIE_RXN1_CR
- 21 CLK_PCIE_CR_PCH CLK_PCIE_CR_PCH
- 21 CLK_PCIE_CR#_PCH CLK_PCIE_CR#_PCH
- 21 CLK_REG0_CR# CLK_REG0_CR#
- 4,24,30,32,53,59,70 BUF_PLT_RST# BUF_PLT_RST#





Remove Serial Flash

Reserve for BIOS boot function

When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.



MSCLK and SDCLK trace length shorter, surround with GND.



Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7



SP1	SD_D7	XD_RDY
SP2	SD_D6	XD_RE#
SP3	SD_D5	XD_CE#
SP4	SD_D4	XD_WE#
SP5	MS_BS	XD_CLE
SP6	MS_D5	XD_ALE
SP7	MS_D1	XD_WP#
SP8	MS_D4	XD_D0
SP9	MS_D0	XD_D1
SP10	MS_D2	XD_D2
SP11	MS_D6	XD_D3
SP12	MS_D3	XD_D4
SP13	MS_D7	XD_D5
SP14	MS_CLK	XD_D6
SP15	SD_WP	XD_D7

Share Pin

Dr-Bios.com

Dr-Bios.com


PEGATRON		Title : CB(2)_R5C833	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	41 of 92

+3VSO  +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+12VO  +12V 91


Dr-Bios.com

Dr-Bios.com

PEGATRON		Title : CB(4)_NewCard	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	43 of 92

+3VSO  +3VS 4, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 32, 36, 37, 40, 45, 46, 48, 50, 51, 53, 54, 55, 59, 91, 92

LPC Debug Port




Dr-Bios.com


PEGATRON		Title : BUG_Debug	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name EIH31	Rev 1.3	
Date: Thursday, January 13, 2011		Sheet	44 of 99

+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,46,48,50,51,53,54,55,59,91,92
+5VS	27,30,31,36,37,46,48,50,51,54,55,59,80,91
+12VS	28,36,48,91
+VCCP	3,4,6,25,26,27,30,32,55,82
AC_BAT_SYS	80,81,82,83,87,88


LCD_BACK_EN




LCD VDDEN / +LED_VCC



LCD_BL_PWM











LVDS Connector



EDID Switch



+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,48,50,51,53,54,55,59,91,92
 +5V +5V 52,55,59,91
 +5VS +5VS 27,30,31,36,37,48,50,51,54,55,59,80,91




Dr-Bios.com


PEGATRON Title: CRT(2) D-Sub		Rev
<OrigName>	Engineer: JAY TSAI	1.3
Size	Project Name	
C	EIH31	
Date: Thursday, January 13, 2011		Sheet 46 of 99

Dr-Bios.com




PEGATRON		Title : CRT(3)_Display Port	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	BIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	47 of 99



Close to connector and do T routing



Change from 82N7002, because not need special part



Dr-Bios.com


+12VS	+12VS	28,36,91
+3VS_VGA	+3VS_VGA	55,70,72,74,91
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,50,51,53,54,55,59,91,92
+5VS	+5VS	27,30,31,36,37,46,50,51,54,55,59,80,91

Dr-Bios.com

PEGATRON Title : TV(2)_****	
Engineer: JAY TSAI	
<OrigName>	
Size	Project Name
C	EIH31
Date: Tuesday, January 04, 2011	Rev 1.3
Sheet 49 of 99	


+3VS O \rightarrow +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,51,53,54,55,59,91,92
 +5VS O \rightarrow +5VS 27,30,31,36,37,46,48,51,54,55,59,80,91

CPU Thermal Sensor




(10°C for HYST =VCC)
 (2°C for HYST = GND)
 Hysteresis prevents the output from oscillating when the temperature is near the trip point.

Plam Rest Thermal Sensor



U5002 under palmrest
 SMBUS addr=1001100x (98)
 U5002: Remote(Local) thermal sensor,use remote mode.



PWM Fan



Dr-Bios.com


ODD

+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,53,54,55,59,91,92
 +5VS +5VS 27,30,31,36,37,46,48,50,54,55,59,80,91




Dr-Bios.com

USB ports





Camera



Dr-Bios.com



+3VS ○ \rightarrow +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,54,55,59,91,92
 +3VUS ○ \rightarrow +3VUS 4,22,24,27,28,30,59,81,82,84,82
 +1.5VS ○ \rightarrow +1.5VS 26,55,91





H = 9mm

DVR1035_Radio control pin design guide for the acer notebook PCI-E module

Remove Bead
 Option :
BEAD SMD(1206)700HM3A
09G010070108





Dr-Bios.com




Dr-Bios.com

- +3VAC +3VA 20,27,30,56,59,81,93
- +VCC_CORE +VCC_CORE 6,80
- +VGF_X_CORE +VGF_X_CORE 7,80
- +VCCP +VCCP 3,4,6,25,26,27,30,32,82
- +0.75VS +0.75VS 16,17,83
- +1.05VS +1.05VS 26,27,80,82
- +1.5VS +1.5VS 26,53,91
- +1.8VS +1.8VS 7,24,26,84
- +3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,54,59,91,92
- +5VS +5VS 27,30,31,36,37,46,48,50,51,54,59,80,91
- +1.5V +1.5V 5,7,16,83
- +3V +3V 4,24,52,53,59,91
- +5V +5V 46,52,59,91
- +VGA_VCORE +VGA_VCORE 75,87
- +3VS_VGA +3VS_VGA 70,72,74,91
- +1.5VS_VGA +1.5VS_VGA 71,76,91
- +1.05VS_VGA +1.05VS_VGA 70,71,72,91




R1.1




Unmount +VGA_Vcore discharg

Dr-Bios.com

DC Jack WtoB CONN



Battery Connector








+VCC_RTC	+VCC_RTC	20,22,27
+3VA_EC	+3VA_EC	28,30,32
+3VA	+3VA	20,27,30,55,59,81,93
+5VA	+5VA	59,81,88
+3VSUS	+3VSUS	4,22,24,27,28,30,59,81,82,84,92
+5VSUS	+5VSUS	22,27,81,82,83,84,87,91
+12VSUS	+12VSUS	22,28,81,91
+1.5V	+1.5V	5,7,16,55,83
+3V0	+3V	4,24,52,53,55,59,91
+5V0	+5V	46,52,55,59,91
+12V0	+12V	91
+0.75VS	+0.75VS	16,17,55,83
+1.05VS	+1.05VS	26,27,55,80,82
+1.5VS	+1.5VS	26,53,55,91
+1.8VS	+1.8VS	7,24,26,55,84
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+5VS	+5VS	27,30,31,36,37,46,48,50,51,54,55,59,80,91
+12VS	+12VS	28,36,48,91





AC_BAT_SYS	AC_BAT_SYS	45,80,81,82,83,87,88
AD_DOCK_IN	AD_DOCK_IN	88
BAT_CON	BAT_CON	88
+1.5V_DDR3	+1.5V_DDR3	16,17,18
+VCCP	+VCCP	3,4,6,25,26,27,30,32,55,82
+VCC_CORE	+VCC_CORE	6,80
+VGF_X_CORE	+VGF_X_CORE	7,80
+VTT_PCH_ORG	+VTT_PCH_ORG	22,26,27
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	20,26,27
+1.05VM_ORG	+1.05VM_ORG	27

+V_VREF	+V_VREF	
+V_VREF_DDR3	+V_VREF_DDR3	7,16,17,18,83
+V_SM_VREF	+V_SM_VREF	

Dr-Bios.com



ME A+ Type NPTH




Dr-Bios.com


Dr-Bios.com

PEGATRON Title : System Setting		
-OrgName-		Engineer: JAY TSAI
Size	Project Name	Rev
Custom	EIH31	1.3
Date: Thursday, January 06, 2011		Sheet 58 of 99


USB IO Board CNT



LED Board CNT





POWER Board CNT




Dr-Bios.com

+3VA	20,27,30,55,56,59,81,93
+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+5VSUS	22,27,81,82,83,84,87,91
+5VA	59,81,88
+5V	46,52,55,59,91
+5VS	27,30,31,36,37,46,48,50,51,54,55,59,80,91
AC_BAT_SYS	45,80,81,82,83,87,88
+3V	4,24,52,53,55,59,91


LED DB



Dr-Bios.com



ME A Type NPTH




Dr-Bios.com

PEGATRON		Title : BT Bluetooth	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name EIH31	Sheet 61	of 99
Date: Thursday, January 13, 2011		Rev 1.3	

Dr-Bios.com

PEGATRON Title : System Setting		
-OrgName-		Engineer: JAY TSAI
Size	Project Name	Rev
Custom	EIH31	1.3
Date: Thursday, January 06, 2011		Sheet 52 of 99

DB







Table 2-6. LED Link Table

LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up








This customer directs part number 0200-002000 Atheros/AR8151-B1A-BL

Dr-Bios.com

PEGATRON Title : LAN_AR8151



-OrigName-		Project Name	Rev
Size	Engineer: JAY TSAI		1.3
C	BIH31		
Date: Thursday, January 13, 2011			
		Sheet	64 of 92



Dr-Bios.com

+3VS_DB ○ □ +3VS_DB 63
 +3VSUS_DB ○ □ +3VSUS_DB 63,64,65

3G




H=6.8mm

Dr-Bios.com



USB ports

+5V_USB -5V_USB 63.67




Check USB power limit control from EC and FCM for USB2.0 option/USB20
 Boston:QP1082;USB85LF_EN#,check KB100
 Boston:QP1014;USB_OC2#_EC
 BOM by USB 3.0 must change the U5201 for active HI solution.

if just support usb20. need to change connector to 1213-00MN000 and unmount /usb30 and mount /usb20 in page 54




Dr-Bios.com


Power Button




Power Button LED-Power



Hall Sensor



ER1.34




HOT bar

Dr-Bios.com

SKREW HOLE MAKING BY LAYOUT

PEGATRON Title : TPM_****	
Engineer: JAY TSAI	
Size B	Project Name EIH31
Date: Friday, January 07, 2011	Sheet 69 of 99
Rev 1.3	









3 PCIEB_RXP0..15
3 PCIEB_RXN0..15

PEX=> From NB
EXP: VGA Card to NB



3 PCIEG_RXP0..15
3 PCIEG_RXN0..15

Y5V


PCIEB Signal	PCIEG Signal	U7002 Pin	U7002 Component	U7001A Pin	U7001A Component
PCIEB_RXP0	PCIEG_RXN0	C7017 2	0.1UF/16V PEX TX0+	AL17	PEX_TX0_N
PCIEB_RXN0	PCIEG_RXP0	C7008 2	0.1UF/16V PEX TX0-	AM17	PEX_TX0_N
PCIEB_RXP1	PCIEG_RXN1	C7018 2	0.1UF/16V PEX TX1+	AM18	PEX_TX1_N
PCIEB_RXN1	PCIEG_RXP1	C7009 2	0.1UF/16V PEX TX1-	AM18	PEX_TX1_N
PCIEB_RXP2	PCIEG_RXN2	C7019 2	0.1UF/16V PEX TX2+	AL19	PEX_TX2_N
PCIEB_RXN2	PCIEG_RXP2	C7010 2	0.1UF/16V PEX TX2-	AK19	PEX_TX2_N
PCIEB_RXP3	PCIEG_RXN3	C7021 2	0.1UF/16V PEX TX3+	AL20	PEX_TX3_N
PCIEB_RXN3	PCIEG_RXP3	C7020 2	0.1UF/16V PEX TX3-	AM20	PEX_TX3_N
PCIEB_RXP4	PCIEG_RXN4	C7022 2	0.1UF/16V PEX TX4+	AM20	PEX_TX4_N
PCIEB_RXN4	PCIEG_RXP4	C7021 2	0.1UF/16V PEX TX4-	AM20	PEX_TX4_N
PCIEB_RXP5	PCIEG_RXN5	C7024 2	0.1UF/16V PEX TX5+	AL22	PEX_TX5_N
PCIEB_RXN5	PCIEG_RXP5	C7023 2	0.1UF/16V PEX TX5-	AK22	PEX_TX5_N
PCIEB_RXP6	PCIEG_RXN6	C7026 2	0.1UF/16V PEX TX6+	AL23	PEX_TX6_N
PCIEB_RXN6	PCIEG_RXP6	C7025 2	0.1UF/16V PEX TX6-	AM23	PEX_TX6_N
PCIEB_RXP7	PCIEG_RXN7	C7028 2	0.1UF/16V PEX TX7+	AM24	PEX_TX7_N
PCIEB_RXN7	PCIEG_RXP7	C7027 2	0.1UF/16V PEX TX7-	AM24	PEX_TX7_N
PCIEB_RXP8	PCIEG_RXN8	C7034 2	0.1UF/16V PEX TX8+	AL24	PEX_TX8_N
PCIEB_RXN8	PCIEG_RXP8	C7033 2	0.1UF/16V PEX TX8-	AK24	PEX_TX8_N
PCIEB_RXP9	PCIEG_RXN9	C7036 2	0.1UF/16V PEX TX9+	AL26	PEX_TX9_N
PCIEB_RXN9	PCIEG_RXP9	C7035 2	0.1UF/16V PEX TX9-	AM26	PEX_TX9_N
PCIEB_RXP10	PCIEG_RXN10	C7038 2	0.1UF/16V PEX TX10+	AM27	PEX_TX10_N
PCIEB_RXN10	PCIEG_RXP10	C7037 2	0.1UF/16V PEX TX10-	AM26	PEX_TX10_N
PCIEB_RXP11	PCIEG_RXN11	C7040 2	0.1UF/16V PEX TX11+	AL28	PEX_TX11_N
PCIEB_RXN11	PCIEG_RXP11	C7039 2	0.1UF/16V PEX TX11-	AK28	PEX_TX11_N
PCIEB_RXP12	PCIEG_RXN12	C7042 2	0.1UF/16V PEX TX12+	AK29	PEX_TX12_N
PCIEB_RXN12	PCIEG_RXP12	C7041 2	0.1UF/16V PEX TX12-	AK29	PEX_TX12_N
PCIEB_RXP13	PCIEG_RXN13	C7047 2	0.1UF/16V PEX TX13+	AM29	PEX_TX13_N
PCIEB_RXN13	PCIEG_RXP13	C7046 2	0.1UF/16V PEX TX13-	AM30	PEX_TX13_N
PCIEB_RXP14	PCIEG_RXN14	C7049 2	0.1UF/16V PEX TX14+	AM31	PEX_TX14_N
PCIEB_RXN14	PCIEG_RXP14	C7048 2	0.1UF/16V PEX TX14-	AM30	PEX_TX14_N
PCIEB_RXP15	PCIEG_RXN15	C7061 2	0.1UF/16V PEX TX15+	AN32	PEX_TX15_N
PCIEB_RXN15	PCIEG_RXP15	C7060 2	0.1UF/16V PEX TX15-	AP32	PEX_TX15_N



IEI31 : 020A-00G0PB N12P-GV-OP-B-A1 QS sample



76 FBAD0_631
76 FBA_CMD0_311
76 FBADQ0_WP0_7
76 FBADQS_RN0_7




+1.05V_VGA
+3V_VGA
+1VS_+1.05V_VGA




BOT SIDE

BOT SIDE

Pin list for U7001B, including FBAD0-L32, FBAD1-N33, FBAD2-L34, FBAD3-N34, FBAD4-M35, FBAD5-P36, FBAD6-P37, FBAD7-P34, FBAD8-K35, FBAD9-K33, FBAD10-M34, FBAD11-H34, FBAD12-Q34, FBAD13-Q33, FBAD14-E34, FBAD15-E33, FBAD16-Q31, FBAD17-F30, FBAD18-C30, FBAD19-G32, FBAD20-K20, FBAD21-K22, FBAD22-L20, FBAD23-L22, FBAD24-L31, FBAD25-L30, FBAD26-M25, FBAD27-N30, FBAD28-M30, FBAD29-P31, FBAD30-R32, FBAD31-R30, FBAD32-AQ30, FBAD33-AQ32, FBAD34-AN31, FBAD35-AF31, FBAD36-AP30, FBAD37-AP30, FBAD38-AP30, FBAD39-AP30, FBAD40-AN33, FBAD41-AN31, FBAD42-AM33, FBAD43-AL33, FBAD44-AL33, FBAD45-AP32, FBAD46-AL30, FBAD47-AL30, FBAD48-AL33, FBAD49-AL34, FBAD50-AL34, FBAD51-AD51, FBAD52-AL33, FBAD53-AL34, FBAD54-AD54, FBAD55-AM32, FBAD56-AP32, FBAD57-AP32, FBAD58-AP34, FBAD59-AP34, FBAD60-AP34, FBAD61-AD51, FBAD62-AC35, FBAD63-AC35, FBADQ0-P32, FBADQM1-H34, FBADQW2-L30, FBADQW3-P30, FBADQW4-AL32, FBADQW5-AL32, FBADQW6-AL34, FBADQW7-AP35, FBADQS_WP0-L34, FBADQS_WP1-H35, FBADQS_WP2-J32, FBADQS_WP3-F34, FBADQS_WP4-AE31, FBADQS_WP5-AL34, FBADQS_WP6-AL34, FBADQS_WP7-AC33, FBADQS_RN0-L34, FBADQS_RN1-G33, FBADQS_RN2-L31, FBADQS_RN3-F34, FBADQS_RN4-AD32, FBADQS_RN5-AL31, FBADQS_RN6-F34, FBADQS_RN7-AC34, FBA_WCK0-XP23, FBA_WCK0_N-XP23, FBA_WCK1-XP22, FBA_WCK1_N-XP22, FBA_WCK2-XP23, FBA_WCK2_N-XP23, FBA_WCK3-XP23, FBA_WCK3_N-XP23, FBA_DEBU0-T30, FBA_DEBU1-T23, FBA_DLA_VDD-AG27, FBA_DLA_VDD-FB_PLA_VDD-LI9, FBA_DLA_VDD2-FB_PLA_VDD-LI8




PLACE BELOW GPU



Remove test point X127-NC44

2010/5/24 NV REVIEW

2010/10/19 NV REVIEW FOR EIH31




PLACE BELOW GPU

Main source :
Hynix DDR3 64M*16 900MHz / 1.5V
H5TQ1G63DFR-11C(0315-00NF000)



Second source :
SAMSUNG DDR3 64M*16 900MHz / 1.5V
K4W1G1646E-HC11(0315-00C4000)

Pin list for U7001C, including FBB_D00-D13, FBB_D14-D27, FBB_D28-D41, FBB_D42-D55, FBB_D56-D69, FBB_D70-D83, FBB_D84-D97, FBB_D98-D111, FBB_D112-D125, FBB_D126-D139, FBB_CMD0-D31, FBB_CMD2-F34, FBB_CMD3-F34, FBB_CMD4-F34, FBB_CMD5-F34, FBB_CMD6-F34, FBB_CMD7-F34, FBB_CMD8-F34, FBB_CMD9-F34, FBB_CMD10-F34, FBB_CMD11-F34, FBB_CMD12-F34, FBB_CMD13-F34, FBB_CMD14-F34, FBB_CMD15-F34, FBB_CMD16-F34, FBB_CMD17-F34, FBB_CMD18-F34, FBB_CMD19-F34, FBB_CMD20-F34, FBB_CMD21-F34, FBB_CMD22-F34, FBB_CMD23-F34, FBB_CMD24-F34, FBB_CMD25-F34, FBB_CMD26-F34, FBB_CMD27-F34, FBB_CMD28-F34, FBB_CMD29-F34, FBB_CMD30-F34, FBB_CMD31-F34, FBB_DQS_WP0-A10, FBB_DQS_WP1-A10, FBB_DQS_WP2-A10, FBB_DQS_WP3-A10, FBB_DQS_WP4-A10, FBB_DQS_WP5-A10, FBB_DQS_WP6-A10, FBB_DQS_WP7-A10, FBB_DQS_RN0-B10, FBB_DQS_RN1-B10, FBB_DQS_RN2-B10, FBB_DQS_RN3-B10, FBB_DQS_RN4-B10, FBB_DQS_RN5-B10, FBB_DQS_RN6-B10, FBB_DQS_RN7-A28, FBB_WCK0-XG14, FBB_WCK0_N-XG11, FBB_WCK1-XG12, FBB_WCK1_N-XG12, FBB_WCK2-XG14, FBB_WCK2_N-XG14, FBB_WCK3-XG12, FBB_WCK3_N-XG12, FBC_DEBUG-G19, FBC_DEBUG-G16, FBCAL_PD_VDDO-K27, FBCAL_PU_GND-L27, FBCAL_TERM_GND-M27



2010/5/24 NV REVIEW

+1.05V5_VGA ○ +1.05V5_VGA 55.70,71,72,91
 +3V5_VGA ○ +3V5_VGA 55.70,72,74,91
 +1.05V5_VGA ○ +1.05V5_VGA 55.70,71,72,91




Reserve Pull-down

Remove Reserved Pull-down

IFPx	A	B	C	D	E	F
MASERATI						

Dr-Bios.com

+1.05VS_VGA
+3VS_VGA 55.70.71.72.91
+1.05VS_VGA 55.70.72.91
+1.05VS_VGA 55.70.71.72.91



STRAP0

```

USER[3:0]
3 2 1 0 PANEL VS/HS
0 0 0 0 XGA -/-
0 0 0 1 XGA +/+
0 0 1 0 SXGA+ +/+
0 0 1 1 SXGA+ -/-
1 0 0 0 UNCS -/+
1 1 1 1 ENVR N/A
  
```

ROM_SI RAMCONFIG

```

Mynix 64Mx16 -> ram_cfg = 0x2
Samsung 64Mx16 -> ram_cfg = 0x3
Rynix 128Mx16 -> ram_cfg = 0x6
Samsung 128Mx16 -> ram_cfg = 0x7
  
```

ROM SO

```

LOGICAL BIT
3 XCLK 417
2 FB 0 BAR SIZE
1 SMB_ALT_ADDR
0 VGA_DEVICE
  
```

STRAP1

```

3GIO_PAD_CFG_ADR[3:0]
3 2 1 0 PANEL
0 0 0 0 RESERVED
  
```

STRAP2

```

LOGICAL BIT
1 1 1 1 RESERVED
0 PCI_DEVID[0]
1 PCI_DEVID[1]
2 PCI_DEVID[2]
3 PCI_DEVID[3]
  
```

ROM_SCLK

```


LOGICAL BIT
3 PCI_DEVID[4]
2 SUB_VENDER
1 SLOF_CLK_CFG
0 PEM_FILL_EN_TERM
  
```

5K PU 1000 PD 0000
10K PU 1001 PD 0001
15K PU 1010 PD 0010
20K PU 1011 PD 0011
25K PU 1100 PD 0100
30K PU 1101 PD 0101
35K PU 1110 PD 0110
45K PU 1111 PD 0111


N12P-GS : 0x0DF4
-10100
= PCI_DEVICE[4][3][2][1][0]

GPIO USAGE


GPIO	IO	ACTIVE	USAGE
0	IN	N/A	IFPB_HOTPLUG_DETECT
1	IN	N/A	IFC_HOTPLUG_DETECT
2	OUT	HIGH	PANEL_BACKLIGHT_PWM
3	OUT	HIGH	PANEL_POWER_ENABLE
4	OUT	HIGH	PANEL_BACKLIGHT_ENABLE
5	OUT	HIGH	NVDDO_ALTVO
6	OUT	HIGH	NVDDO_ALT_V1
7	OUT	HIGH	FBVDDO_ALT_V
8	INOUT	LOW	OVERTEMP_ALERT
9	OUT	LOW	THERMAL_ALERT
10	OUT	HIGH	FB_VREF_CONTROL
11	OUT	HIGH	RESERVED
12	IN	N/A	AC_DETECT
13	OUT	LOW	LOAD_STEP_DOWN
14	OUT	HIGH	LOAD_STEP_UP
15	IN	N/A	IFPE_HOTPLUG_DETECT
16	IN	N/A	FAN_PWM_OUT
17	IN	N/A	FAN_TACH_IN
18	IN	N/A	RESERVED
19	IN	N/A	IFPD_HOTPLUG_DETECT
20	IN	N/A	RESERVED
21	IN	N/A	IFPF_HOTPLUG_DETECT
22	IN	N/A	RESERVED
23	IN	N/A	RESERVED
24	IN	N/A	RESERVED



GPU_VID	VID1	VID0	+VGA_VCORE
Low	0	0	0.85V
Med	0	1	1V
High	1	0	1.025V



PEGATRON Title : Connector, LED
 PEGATRON COMPUTER INC Engineer: Moyer Huang
 Project Name: ER131 Rev: 1.3
 P/N: <OruAddr2>
 Date: Thursday, January 13, 2011 Sheet: 74 of 100







NV Design Guide	Maserati
0.01U x 8	0.01U x 8
0.022U x 3	0.022U x 3
0.047U x 3	0.047U x 3
0.1U x 2	0.1U x 2
0.22U x 3	0.22U x 3
1U x 1	1U x 1
4.7U x 1	4.7U x 1
10U x 2	10U x 2
22U x 1	22U x 1
47U x 1	47U x 1

Dr-Bics.com

VRAM CH A

TOP SIDE




BOT SIDE



GB1-128 Mode C Single Rank	GB2-128 Mode E	DRAM Function
CMD25	CMD0	ODT
CMD23	CMD1	CS1*
CMD2	CMD2	CS0*
CMD0	CMD3	CKE
CMD10	CMD4	A9
CMD28	CMD5	A6
CMD14	CMD6	A3
CMD7	CMD7	A0
CMD1	CMD8	A8
CMD22	CMD9	A12
CMD20	CMD10	A1
CMD24	CMD11	RAS*
CMD18	CMD12	A13
CMD9	CMD13	BA1
CMD29	CMD14	A14
CMD8	CMD15	CAS*
CMD27	CMD16	CKE
CMD15	CMD17	CS1*
CMD11	CMD18	CS0*
CMD16	CMD19	ODT
CMD28	CMD20	RST
CMD3	CMD21	A7
CMD17	CMD22	A4
CMD5	CMD23	A11
CMD4	CMD24	A2
CMD21	CMD25	A10
CMD6	CMD26	A5
CMD13	CMD27	BA2
CMD19	CMD28	WE*
CMD12	CMD29	BA0
CMD30	CMD30	A15

TOP SIDE

BOT SIDE



PEGATRON		Title : FRAME BUFFER A
Project Name		EIH31
Project Engineer		Moyer Huang
Size	P/N	Rev
Date	Thursday, January 13, 2011	Sheet
		76 of 100

Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	EH31	Rev
C	P/N	<OraAddr2>	1.3
Date: Tuesday, January 04, 2011		Sheet	77 of 100

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	EIH31	Rev
A	P/N	<OrgAddr2>	1.3
Date: Tuesday, January 04, 2011		Sheet	78 of 100

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	EIH31	Rev
A	P/N	<OrgAddr2>	1.3
Date: Tuesday, January 04, 2011		Sheet	79 of 100


5

4

3

2

1



Icc_TDC:
 XE 62A
 SV-QC 52A
 SV-DC 36A

+VCC CORE

MAX: 18.2A
 +VGF_X CORE

DCR=Typ=1.6m / MAX1.8mohm

DCR=Typ=1.1m / MAX1.3mohm



Frequency:306KHz
+5V0:5.00V (Max:5.137V Min:4.866V)

Max: 5.5A
OCP>6.6A

+5VSUS
(0.1A)


+5V0

+3V0:3.3V (Max:3.376 Min:3.225)
Frequency:357KHz

MAX: 4.73A
OCP>5.7A

(0.162A+1.3A)
+3VSUS

+3V0



Set OCP

$$VILIM = (RILIM \times 10\mu A) / 10 = IILIM \times RDS(ON)$$

$$RILIM = (IILIM \times RDS(ON)) \times 10 / 10\mu A$$

Set Frequency

For 5.5V < VIN < 6.5V :

$$tS1 = 61.28p \times RTION$$

$$tS2 = 44.43p \times RTION$$




For 6.5V < VIN < 12V :

$$tS1 = 51.85p \times RTION$$

$$tS2 = 44.43p \times RTION$$

For 12V < VIN < 25V :


$$tS1 = 45.75p \times RTION$$

$$tS2 = 39.2p \times RTION$$


Dr-Bios.com

VCCP & VCCSA POWER SUPPLY

EN/DEM	Function
VDD	Diode-emulation'
GND	Shutdown
Floating	CCM



VCCSA DEFAULT=0.9V

INTEL_CRB	
VCCSA_SEL	+0.85VS
0V(LOW)	0.9V
1.05V(HIGH)	0.8V



<Variant Name>

PEGATRON Title : POWER_VCCP
 Engineer: Louis

Size	Project Name	Rev
Custom	EIH31	1.1

Date: Thursday, January 13, 2011 Sheet 82 of 84


DDR & VTT POWER SUPPLY

EN/DEM	Function
VDD	Diode-emulation
GND	CCM

TON=3.85p*RTON*VOUT/(VIN*0.5);
Frequency=VOUT/(VIN*TON)

Frequency setting
F=300KHz-->R8305=845K ohm
F=250KHz-->R8305=1M ohm

VFB=0.75V;T=1.07%
VDDQ=VFB * [1+(R8302/R8303)]



Dr-Bios.com

<Variant Name>


PEGATRON Title : POWER_DDR & VTT

Engineer: *Louis*

Size	Project Name	Rev
Custom		1.1

Date: Thursday, January 13, 2011 Sheet 83 of 94


1.8VS POWER SUPPLY



Dr-Bios.com

<Variant Name>		
PEGATRON		Title : POWER_1.8VS
		Engineer: Louis
Size Custom	Project Name EIH31	Rev 1.1
Date: Wednesday, January 12, 2011		Sheet 84 of 94

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM




GPU_VID_1	GPU_VID_0	+VGA_VCORE_O (N12P-GS)	+VGA_VCORE_O (N12P-GV)
L	L	0.825V	0.85V
L	H	0.975V	1V
H	L	1V	1.025V
H	H	X	

Dr-Bios.com

<Variant Name:>
PEGATRON Title : POWER_VGA_CORE
 Engineer : **Louis**

Size	Project Name	Rev
Custom	EIH31	1.1


Date: Wednesday, January 12, 2011 Sheet 87 of 88




Dr-Bios.com

-Variant Name-		
PEGATRON Title POWER CHARGER		
Engineer: Louis		
Size	Project Name	Rev
C	EIH31	1.1
Date: Wednesday, January 12, 2011		
Sheet		88 of 92

BATTERY IN DETECT




ADAPTER IN DETECT




Dr-Bios.com

<Variant Name>			
PEGATRON Title : POWER_DETECT			
Engineer: Louis			
Size	Project Name		Rev
Custom	EIH31		1.1
Date:	Thursday, January 13, 2011	Sheet	90 of 99



SUSB#_PWR POWER



SUSC#_PWR POWER



DSC#_PWR POWER



Dr-Bios.com


<Variant Name>

PEGATRON Title : POWER_LOAD SWITCH

Engineer: Louis

Size	Project Name	Rev
Custom	EIH31	1.1
Date: Thursday, January 13, 2011 Sheet 91 of 99		

POWER GOOD DETECTOR




Dr-Bios.com

<Variant Name>


PEGATRON Title :POWER_PROTECT

Engineer: Louis

Size	Project Name	Rev
Custom	EIH31	1.1
Date: Thursday, January 13, 2011		Sheet 92 of 99




FOR POWER TEST



Dr-Bios.com

-<Variant Name->		
PEGATRON Title : POWER_SIGNAL		
Engineer: Louos		
Size	Project Name	Rev
Custom	EIH31	1.1
Date: Thursday, January 13, 2011	Sheet 93 of 99	



1A		DESIGN: 4. 73A OCP>6A
0. 162A+1. 3A		
0. 55A		
2. 45A		
(0. 1A)		
0. 01A		DESIGN: 5. 5A OCP>6. 6A
3. 1		
2. 255		
(0. 1A)		
1. 3A		DESIGN: 1. 3A
1. 23A		DESIGN: 11. 4A OCP>13. 7A
3A+0. 51A		
4. 25A		
2. 4A		
3. 71A		DESIGN: 11. 8A OCP>14. 2A
0. 264A		
7A		
0. 8A		
(17W) DESIGN: 17A		OCP>22A
DESIGN: 18A		OCP>22A
DESIGN: TDC_36A		OCP>60A

Icc_MAX: Icc_TDC:
 XE 97A XE 62A
 SV-QC 94A SV-QC 52A
 SV-DC 53A SV-DC 36A

Mobile SB processor March 2010 R1.0 #445465



SVIS_VID10, SVIS_VCLK, SVIS_ALERT#,
 VCCSENSE, VCSSENSE,
 VCC_GFX_SENSE, VSS_GFX_SENSE
 ALL_SYS_TEM_PRRGD

* VRM_PRRGD, VGFX_PRRGD, I_MON, VGFX_IMON2

5

4

3

2

1

D

D

C

C

B

B

A

A

Dr-Bios.com

PEGATRON			Title : ****	
BG1\HW1			Engineer: <i>Ivan Liu</i>	
Size	Project Name			Rev
A	H36HC			1.3
Date: Tuesday, January 04, 2011			Sheet	96 of 99

5


4

3

2

1


Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Dr-Bios.com

Power On Sequence
1 → 23

Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Dr-Bios.com