


Huron River Platform Rev 1.0

BLOCK DIAGRAM



Dr-Bios.com

Dr-Bios.com


SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)
PlamRest Thermal Sensor (G781)	1001100x (98h)

PCIE 1	CardReader
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A





SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	N/A
USB 4	Bluetooth
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	SIM Card
USB 11	3G
USB 12	N/A
USB 13	N/A





EIH31 : 1201-006D000 MOBILE rPGA CPU SOCKET 988B

- +1.5V_VCCDDQ 7
- +3VS 16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92
- +3VSUS 22,24,27,28,30,69,81,82,84,92
- +VCCP 6,25,26,27,30,32,57,82
- +3V 24,52,53,55,57,69,91



Dr-Bios.com



POWER

- +VCC_CORE
- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AG25 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD38 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- V28 VCC60
- V27 VCC61
- V26 VCC62
- V25 VCC63
- V24 VCC64
- V23 VCC65
- V22 VCC66
- V21 VCC67
- V20 VCC68
- V19 VCC69
- V18 VCC70
- V17 VCC71
- V16 VCC72
- V15 VCC73
- V14 VCC74
- V13 VCC75
- V12 VCC76
- V11 VCC77
- V10 VCC78
- V09 VCC79
- V08 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- R25 VCC91
- R24 VCC92
- R23 VCC93
- R22 VCC94
- R21 VCC95
- R20 VCC96
- R19 VCC97
- R18 VCC98
- R17 VCC99
- R16 VCC100


CORE SUPPLY

SVID

SENSE LINES

- VCC101 AH13
- VCC102 AH10
- VCC103 AG10L
- VCC104 AC10L
- VCC105 Y10
- VCC106 L10
- VCC107 P10
- VCC108 L11
- VCC109 J13
- VCC110 VCC10
- VCC111 J12
- VCC112 H11
- VCC113 H14
- VCC114 H12
- VCC115 H11
- VCC116 G14
- VCC117 G13
- VCC118 G12
- VCC119 E14
- VCC120 E12
- VCC121 E11
- VCC122 E12
- VCC123 E14
- VCC124 E12
- VCC125 E11
- VCC126 D14
- VCC127 D13
- VCC128 D12
- VCC129 D11
- VCC130 C14
- VCC131 C13
- VCC132 C12
- VCC133 C11
- VCC134 B14
- VCC135 B12
- VCC136 A14
- VCC137 A13
- VCC138 A12
- VCC139 A11
- VCC140 J23

SV-DC
0.8V ~ 1.35V
53A




+VCCP 25,26,27,30,32,57,82
+VCC_CORE 80

Decoupling guide from Intel (POWER + EE)
+VCC_CORE 22uF * 19pcs (3 no stuff)
10uF * 11pcs (1 no stuff)
470uF * 6pcs (2 no stuff)


H36HC 1.3
+VCC_CORE 22uF * 14pcs(6pcs unmount)
10uF * 16pcs (4pcs unmount)
470uF * 2pcs

A14 (EE)
+VCC_CORE 22uF * 10pcs(1PCS unmount)
10uF * 15pcs (4PCS unmount)
470uF total at power page

CE0601 CE0602 A14 at Power side



8.5A




Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 29pcs
330uF * 6pcs (3 no stuff)


Maserati (EE)
+VCCP 10uF * 19pcs (6pcs no stuff)
22uF * 9 pcs (total unmount)
330 uF * 1pcs (unmount)

A14 (EE)
+VCCP 10uF * 14pcs(2pcs unmount)

H36HC 1.3
10uF 13PCS

SOCKET989
12V013ASM000






H36HC 1.3
 +VCCP 22uF* 16 pcs (6 unmount)
 330uF * 1pcs (1 pcs unmount)
 470uF * 1pcs (unmount)
 (EIH31 Del 470uF For Layout)

A14 (EE)
 No VGFX



1.2A
 H36HC 1.3
 100uF 1PCS
 10uF 1PCS
 1uF 2PCS

5A
 H36HC 1.3
 10uF 6PCS (3pcs unmount)
 100uF 1PCS
 Change to 220uf at Masarati 131D Beta

6A
 H36HC 1.3
 10uF 2PCS
 100uF 1PCS
 Change to 100uf at Masarati 131D Beta



PEGATRON		Title : CPU(5) PWR	
		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	BIH31		1.0
Date: Friday, December 17, 2010	Sheet	7	of 99



Dr-Bios.com

CFG strapping information:

CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection

- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port



CFG[6:5]: PCI Express Port Bifurcation Straps

- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4

CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training

CFG2 : Check H34 layout request



5

4

3

2

1

D

D

C

C

B

B

A

A








Dr-Bios.com

PEGATRON		Title : NB(3) ****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Friday, December 17, 2010	Sheet 10	of 99	



Dr-Bios.com

PEGATRON			Title : NB(8) ****
			Engineer: JAY TSAI
Size	Project Name	Rev	
A	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	15 of 99






Follow B53; take care if can't boot, or S3 issue

DM should connect to GND directly
Design Guide 0.9 p86 (436735)

H:4.0mm








SMBus Slave Address: A4H

Take Care if can't boot or S issue

DM should connect to GND directly
Design Guide 0.9 p86 (436735)

DDR3 DIMM 204P
12V02GISM000
H:8.0mm



Dr-Bios.com

PEGATRON Title : DDR3(2)_SO-DIMM1
Engineer: JAY TSAI

Size	Project Name	Rev
C	EBH31	1.0
Date: Friday, December 17, 2010	Sheet	17 of 99


DDR3 Vref

Default M1 →

Power remove M_REF function.

M1: Fixed SO-DIMM VREF_DQ

M2: Programmable SO-DIMM VREFDQ on motherboard- New Requirement



+1.5V_DDR3 → +1.5V_DDR3 16,17

+V_VREF → +V_VREF

+V_VREF_DDR3 → +V_VREF_DDR3 7,16,17,83

+V_SM_VREF → +V_SM_VREF

+3V → +3V 4,24,52,53,55,57,69,91

+5VSUS → +5VSUS 22,27,55,81,82,83,84,87,91

+5VA → +5VA 81,88


PEGATRON		Title DDR3(3)_CA/DQ Voltage	
Engineer: JAY TSAI			
Size B	Project Name EIH31	Rev 1.0	
Date: Friday, December 17, 2010		Sheet 18	of 99

Dr-Bios.com

R1.4--2



PEGATRON		Title : VID Controller
		Engineer: JAY TSAI
Size	Project Name	Rev
C	EIH31	1.3
Date: Friday, December 17, 2010		Sheet 19 of 99

RTC battery









Request by CSC for CMOS clear function

CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)






TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)




0200-00HU000 C.S 907552 A1 QMZY BGA42 INTEL/COUGAR POINT PCH

Remove xDP component





+3VSO ○ +3VS 4,16,17,20,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92
 +VTT_PCH_ORG ○ +VTT_PCH_ORG 22,26,27
 +3VSUS_ORG ○ +3VSUS_ORG 20,22,24,25,27




Dr-Bios.com

PEGATRON Title : PCH(2)_PCH,CLK,SMB,PEG
 Engineer: JAY TSAI





Size C	Project Name EIH31	Rev 1.3
Date: Friday, December 17, 2010	Sheet 21	of 99



Remove EC SUSACK# pin, because we need KS016 function.





PM_RSMRST# has pull down 10k ohm in EC





R1.3 Pull down at connector side



CRT Disable: (For discrete graphic)


1. NC:
CRT_RED,CRT_GREEN,CRT_BLUE
CRT_HSYNC,CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC



DisPlay Port Disable: (For discrete graphic)

1. NC:
ALL

LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS,VccTX_LVDS






BBS_BIT0, BBS_BIT1 : Boot BIOS Strap

Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH)








Sampled on rising edge of PWROK.





STP_A16OVR:
A16 swap override Strap/
Top-Block swap override jumper

Low=Enabled A16 swap override/
Top-Block swap override





High=Default







	PCB_ID1	PCB_ID0
SR	L	L
ER	L	H
PR		
MP		



DGPU_PWROK has 100 ms software delay, no hardware delay requirement








Dr-Bios.com



- +VTT_PCH_VCC
- +VTT_PCH_VCCIO
- +VTT_PCH_ORG
- +VCCP
- +1.8VS
- +1.5VS
- +3VS
- +0.05VS
- 3VS_VCC3_3
- +3M_SPI
- +VCCAFDI_VRM
- +3M_VCCPSPI
- +VCCIO_CPU_VCC_DMI
- +V_NVRAM_VCCPNAND
- +1.8VS_VCCTX_LVD
- +3VS_VCC_GIO
- +VCCA_DAC_1_2
- +VTT_PCH_VCCDPLL_FDI
- +VCCIO_CPU_VCC_DMI
- +VTT_PCH_VCCAPLL_FDI
- +3VS_VCCAGBG
- +VTT_PCH_VCCDPLL_EXP
- +VTT_PCH_VCCAPLL_EXP



Dr-Bios.com

AY4	VSS159	VSS250	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K29
AY48	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B19	VSS164	VSS264	L18
B19	VSS165	VSS265	L2
B23	VSS166	VSS266	L20
B27	VSS167	VSS267	L26
B31	VSS168	VSS268	L36
B35	VSS169	VSS269	L38
B39	VSS170	VSS270	L48
B7	VSS171	VSS271	L48
B9	VSS172	VSS272	M12
BB12	VSS173	VSS273	M16
BB16	VSS174	VSS274	M18
BB19	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB29	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB33	VSS180	VSS280	M38
BB46	VSS181	VSS281	M42
BC14	VSS182	VSS282	M46
BC18	VSS183	VSS283	M8
BC19	VSS184	VSS284	M12
BC2	VSS185	VSS285	N18
BC28	VSS186	VSS286	N47
BC32	VSS187	VSS287	N48
BC34	VSS188	VSS288	P18
BC38	VSS189	VSS289	T33
BC39	VSS190	VSS290	T40
BC42	VSS191	VSS291	T46
BC48	VSS192	VSS292	T48
BC48	VSS193	VSS293	T47
BD4	VSS194	VSS294	R2
BDS	VSS195	VSS295	R48
BE22	VSS196	VSS296	T12
BE24	VSS197	VSS297	T31
BE40	VSS198	VSS298	T31
BE10	VSS199	VSS299	T37
BE1	VSS200	VSS300	T4
BE16	VSS201	VSS301	W34
BE20	VSS202	VSS302	T46
BE24	VSS203	VSS303	T47
BE24	VSS204	VSS304	T8
BE28	VSS205	VSS305	M17
BE28	VSS206	VSS306	M17
BE33	VSS207	VSS307	V26
BE38	VSS208	VSS308	V27
BE38	VSS209	VSS309	V29
BE4	VSS210	VSS310	V21
BE8	VSS211	VSS311	V36
BE17	VSS212	VSS312	V39
BE21	VSS213	VSS313	M3
BE24	VSS214	VSS314	W7
BE44	VSS215	VSS315	W17
BE4	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH19	VSS218	VSS318	W46
BH19	VSS219	VSS319	W27
BH10	VSS220	VSS320	Y12
BH27	VSS221	VSS321	Y4
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y48
BH35	VSS225	VSS325	Y8
BH43	VSS226	VSS326	Y29
BH43	VSS227	VSS327	Y4
BH7	VSS228	VSS328	A3
D3	VSS229	VSS329	A3
D12	VSS230	VSS330	B43
D16	VSS231	VSS331	BE10
D18	VSS232	VSS332	G14
D22	VSS233	VSS333	G14
D24	VSS234	VSS334	H18
D28	VSS235	VSS335	H26
D30	VSS236	VSS336	BG24
D34	VSS237	VSS337	C22
D38	VSS238	VSS338	AG24
D38	VSS239	VSS339	AP13
D8	VSS240	VSS340	AP3
E18	VSS241	VSS341	AP1
E24	VSS242	VSS342	BE16
G18	VSS243	VSS343	BC18
G23	VSS244	VSS344	BC18
G26	VSS245	VSS345	BC18
G28	VSS246	VSS346	BC18
G28	VSS247	VSS347	BC18
G48	VSS248	VSS348	B328
H12	VSS250		
H16	VSS251		
H22	VSS252		
H24	VSS253		
H26	VSS254		
H30	VSS255		
H34	VSS256		
F8	VSS258		




- +1.0VSUS $36,57,80,82$
- +3VSUS $4,16,17,20,21,22,23,25,26,28,30,32,36,37,40,44,45,46,48,50,51,54,55,57,69,91,92$
- +VTT_PCH_ORG $2,26$
- +VCCP $6,25,30,32,57,62$
- +VTT_PCH_VCCIO $20,28$
- +3VSUSUS $4,22,24,28,30,69,81,82,84,92$
- +VCC_RTC $29,22$
- +5VSUSUS $22,55,81,82,83,84,87,91$
- +5VSUS $30,31,36,37,46,48,50,51,54,55,57,80,91$
- +3VSUS_ORG 3
- +3VA $20,30,54,57,60,81,93$
- +1.05VM_ORG 1
- +VCCAFDI_VRM 26
- +3VS_VCC3_3 28
- +VCCAFDI_VRM 28
- +VCCDIFFCLKN 21
- +VTT_PCH_VCCUSBCORE 1
- +5VSUS_PCH_VCCSREFSUS 1
- +3VSUS_ORG_VCCPSUS 1
- +5VS_PCH_VCCSREF 1
- +3VS_VCCPCORE 1
- +3VS_VCCPPCCI 1
- +VTT_PCH_VCCIO_SATA3 1
- +5VSUS_ORG 1
- +VTT_PCH_VCCA_A_DPL 1
- +VTT_PCH_VCCA_B_DPL 1
- +VTT_PCH_ORG_SSCVCC 1
- +VTT_CPU_VCCPCPU 1
- +VTT_PCH_ORG_SSCVCC 1
- +VCCDPLL_CPY 1
- +VTT_PCH_VCCIO_VCC_SATA 1
- +3VSUS_ORG_VCCPSUS 1
- +3VS_VCC3_3 1
- +3VS_VCC_CLKF33 1

PCH SPI ROM



PCH SMBus





remove MOS & pull-high resistor, because there is the function at page 74

Dr-Bios.com


PEGATRON Title : PCH(9)_SPI,SMB		Engineer: JAY TSAI
Size	Project Name	Rev
C	EIH31	1.3
Date: Friday, December 17, 2010	Sheet 28	of 99

Dr-Bios.com


PEGATRON		Title : CLK_IC99LRS3197	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	29 of 99






For NPCE795 Power





For PU / PD



Dr-Bios.com



+5VS 27,30,36,37,46,48,50,51,54,55,57,80,91




The pin define is checked to keyboard spec. R is KSO, C is KSI. The connector pin define is the same the KB.

Dr-Bios.com

+VCCP +VCCP 6,25,26,27,30,57,82
 +3VA_EC +3VA_EC 28,30
 +3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,36,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92

Thermal Policy



Dr-Bios.com

PEGATRON		Title : RST_Reset Circuit	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	EIH31		1.0
Date: Friday, December 17, 2010	Sheet	32	of 99

Dr-Bios.com


PEGATRON		Title : MDC CONN	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	35 of 99

Audio Codec












DIGITAL

ANALOG

Intel 1.01 Design Guide update #440484
R1.3 use dual mosfet



- +5VS 27,30,31,37,46,48,50,51,54,55,57,80,91
- +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92
- +5VS_AUDIO 37











HeadPhone Out

- EXT MIC Vref.
- EXT MIC Vref.
- COMBO MIC Vref.
- INT MIC Vref.

EXT MIC IN



+5VS ○ 5VS 27,30,31,36,46,48,50,51,54,55,57,80,91
 +3VS ○ 3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,40,44,45,46,48,50,51,53,54,55,57,69,91,92
 +5VS_AUDIO ○ 5VS_AUDIO 36





Dr-Bios.com

Dr-Bios.com


PEGATRON		Title : AUD(3)_FM2010	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	38 of 99

Dr-Bios.com


PEGATRON		Title : AUD(4) ****	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	39 of 99



MSCLK and SDCLK trace length shorter, surround with GND.



SD/MMC/MMS plus/MS/MSD READER_4SP 12V34GBRM002



C4008 C4002 SD CARD CAP
C4003 MS CARD CAP
C4004 XD CARD CAP


Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7

SP1	SD_D7	XD_RDY
SP2	SD_D6	XD_RE#
SP3	SD_D5	XD_CE#
SP4	SD_D4	XD_WE#
SP5	MS_BS	XD_CLE
SP6	MS_D5	XD_ALE
SP7	MS_D1	XD_WP#
SP8	MS_D4	XD_D0
SP9	MS_D0	XD_D1
SP10	MS_D2	XD_D2
SP11	MS_D6	XD_D3
SP12	MS_D3	XD_D4
SP13	MS_D7	XD_D5
SP14	MS_CLK	XD_D6
SP15	SD_WP	XD_D7

Share Pin

From System's PCIE interface

- 21 PCIE_TXP1_CR
- 21 PCIE_TXN1_CR
- 21 PCIE_RXP1_CR
- 21 PCIE_RXN1_CR
- 21 CLK_PCIE_CR_PCH
- 21 CLK_PCIE_CR#_PCH
- 21 CLK_REQ1_CR#
- 4,24,30,32,53,69,70 BUF_PLT_RST#



Remove Serial Flash

Reserve for BIOS boot function

When ECES switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Dr-Bios.com

PEGATRON		Title : CB(2)_R5C833	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	41 of 99


+3VS -> +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92
+12V -> +12V 91

Dr-Bios.com


PEGATRON Title : CB(3)_4in1 CardReader		
Engineer: JAY TSAI		
Size	Project Name	Rev
C	EIH31	1.3
Date: Friday, December 17, 2010		Sheet 42 of 99

Dr-Bios.com

PEGATRON		Title : CB(4)_NewCard	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	43 of 99

+3VS  +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,45,46,48,50,51,53,54,55,57,69,91,92


LPC Debug Port




PEGATRON		Title : BUG_Debug	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name		Rev
B	EIH31		1.3
Date: Friday, December 17, 2010		Sheet	44 of 99

- +3VS ○ +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,46,48,50,51,54,55,57,69,91,92
- +5VS ○ +5VS 27,30,31,36,37,46,48,50,51,54,55,57,80,91
- +12VS ○ +12VS 28,36,48,91
- +VCCP ○ +VCCP 6,25,26,27,30,32,57,82
- AC_BAT_SYS ○ AC_BAT_SYS 80,81,82,83,87,88


LCD_BACK_EN




LCD VDDEN / +LED_VCC




LCD_BL_PWM



LVDS Connector









EDID Switch






Dr-Bios.com

PEGATRON Title : CRT(1)_LVDS		Engineer: JAY TSAI
<OrgName>	Project Name	Rev
C	EIH31	1.3
Date: Friday, December 17, 2010	Sheet	45 of 99




+3VS → +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,48,50,51,53,54,55,57,69,91,92
 +5V → +5V 52,54,57,69,91
 +5VS → +5VS 27,30,31,36,37,48,50,51,54,55,57,80,91





Dr-Bios.com

Dr-Bios.com


PEGATRON		Title : CRT(3)_Display Port	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	47 of 99



Change from H2N7002, because not need special part



HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible



- +12VS ○ +12VS 28,36,91
- +3VS_VGA ○ +3VS_VGA 57,70,72,74,91
- +3VS ○ +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,50,51,53,54,55,57,60,91,92
- +5VS ○ +5VS 27,30,31,36,37,46,50,51,54,55,57,80,91


PEGATRON Title : TV(1)_HDMI	
Engineer: JAY TSAI	
Size	Project Name
C	EIH31
Date: Friday, December 17, 2010	Sheet 46 of 99
Rev	1.3

Dr-Bios.com


PEGATRON		Title : TV(2)_****	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	49 of 99

+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,51,53,54,55,57,69,91,92
 +5VS +5VS 27,30,31,36,37,46,48,51,54,55,57,80,91


CPU Thermal Sensor



Plam Rest Thermal Sensor




PWM Fan




Dr-Bios.com

ODD

+3VS ○ ○ +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,53,54,55,57,69,91,92
 +5VS ○ ○ +5VS 27,30,31,36,37,46,48,50,54,55,57,80,91




HDD




Dr-Bios.com

USB ports



Camera




PEGATRON Title : USB_USB Port		
<OrgName>		Engineer: JAY TSAI
Size B	Project Name EIH31	Rev 1.3
Date: Friday, December 17, 2010		Sheet 52 of 99

+3VS ○ → +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,54,55,57,69,91,92
 +3VSUS ○ → +3VSUS 4,22,24,27,28,30,69,81,82,84,92
 +1.5VS ○ → +1.5VS 26,57,91

WLAN

Rainbow Peak





Vendor request

Vendor request

Vendor request

WLAN +3VS bypass capacitor:
 Place 0.1uF near pin 2,24,52,39 41.
 Place 10uF near +3VS_WLAN source side.





WLAN +1.5VS bypass capacitor:
 Place 0.1uF near pin 6,28,48.
 Place 10uF near +1.5VS source side.





DVR1035_Radio control pin design guide for the acer notebook PCI-E module

H = 9mm


Remove Bead
 Option :
 BEAD SMD(1206)70OHM/3A
 09G010070108



Dr-Bios.com




POWER Board





Dr-Bios.com

PEGATRON Title : USB3.0	
-OrigName-	Engineer: JAY TSAI
Size	Project Name
Custom	EIH31
Date: Friday, December 17, 2010	Sheet 54 of 99
Rev	1.3




MB

LED DB



Dr-Bios.com

PEGATRON		Title : System Setting	
-OrpName-		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Friday, December 17, 2010	Sheet	55	of 99





Dual Color


Dr-Bios.com

PEGATRON Title : LED_Indicator		Engineer: JAY TSAI
<OrgName>	Project Name	Rev
C	ETH31	1.3
Date: Friday, December 17, 2010	Sheet	56 of 99

- +3VA ○ → 3VA 20,27,30,54,60,81,93
- +VCC_CORE ○ → VCC_CORE 6,80
- +VGF_X_CORE ○ → VGF_X_CORE 7,80
- +VCCP ○ → VCCP 6,25,26,27,30,32,82
- +0.75VS ○ → 0.75VS 16,17,83
- +1.05VS ○ → 1.05VS 26,27,80,82
- +1.5VS ○ → 1.5VS 26,53,91
- +1.8VS ○ → 1.8VS 7,24,26,84
- +3VS ○ → 3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,69,91,92
- +5VS ○ → 5VS 27,30,31,36,37,46,48,50,51,54,55,80,91
- +1.5V ○ → 1.5V 5,7,16,83
- +3V ○ → 3V 4,24,52,53,55,69,91
- +5V ○ → 5V 46,52,54,69,91
- +VGA_VCORE ○ → VGA_VCORE 75,87
- +3VS_VGA ○ → 3VS_VGA 70,72,74,91
- +1.5VS_VGA ○ → 1.5VS_VGA 71,76,91
- +1.05VS_VGA ○ → 1.05VS_VGA 70,71,72,91



R1.1



Unmount +VGA_Vcore discharg

Dr-Bios.com

PEGATRON Title : DSG_Discharge		Engineer: JAY TSAI
Size C	Project Name EIH31	Rev 1.3
Date: Friday, December 17, 2010	Sheet 57	of 99


Dr-Bios.com

PEGATRON		Title : PCI ****	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	56 of 99

Dr-Bios.com


PEGATRON		Title : DJ_****	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet	59 of 99

DC Jack WtoB CONN






- +VCC_RTC ○ -VCC_RTC 20,22,27
- +3VA_EC ○ +3VA_EC 28,30,32
- +3VA ○ +3VA 20,27,30,54,57,81,93
- +5VA ○ +5VA 81,88
- +3VSUS ○ +3VSUS 4,22,24,27,28,30,69,81,82,84,92
- +5VSUS ○ +5VSUS 22,27,55,81,82,83,84,87,91
- +12VSUS ○ +12VSUS 22,28,81,91
- +1.5V ○ +1.5V 5,7,16,57,83
- +3V ○ +3V 4,24,52,53,55,57,69,91
- +5V ○ +5V 46,52,54,57,69,91
- +12V ○ +12V 91
- +0.75VS ○ +0.75VS 16,17,57,83
- +1.05VS ○ +1.05VS 26,27,57,80,82
- +1.5VS ○ +1.5VS 26,53,57,91
- +1.8VS ○ +1.8VS 7,24,26,57,84
- +3VS ○ +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,57,69,91,92
- +5VS ○ +5VS 27,30,31,36,37,46,48,50,51,54,55,57,80,91
- +12VS ○ +12VS 28,36,48,91

Battery Connector








- AC_BAT_SYS ○ AC_BAT_SYS 45,80,81,82,83,87,88
- A/D_DOCK_IN ○ A/D_DOCK_IN 88
- BAT_CON ○ BAT_CON 88
- +1.5V_DDR3 ○ +1.5V_DDR3 16,17,18
- +VCCP ○ +VCCP 6,25,26,27,30,32,57,82
- +VCC_CORE ○ +VCC_CORE 6,80
- +VGF_X_CORE ○ +VGF_X_CORE 7,80
- +VTT_PCH_ORG ○ +VTT_PCH_ORG 22,26,27
- +VTT_PCH_VCCIO ○ +VTT_PCH_VCCIO 20,26,27
- +1.05VM_ORG ○ +1.05VM_ORG 27
- +V_VREF ○ +V_VREF
- +V_VREF_DDR3 ○ +V_VREF_DDR3 7,16,17,18,83
- +V_SM_VREF ○ +V_SM_VREF

Dr-Bios.com




PEGATRON		Title : BT_Bluetooth	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
B	EIH31	1.3	
Date: Friday, December 17, 2010		Sheet 61 of 99	

Dr-Bios.com




Dr-Bios.com


Power Button




Power Button LED-Power



Hall Sensor




ER1.34



HOT bar

SKREW HOLE MAKING BY LAYOUT


PEGATRON Title : TPM_****		
<OrgName> Engineer: JAY TSAI		
Size B	Project Name EIH31	Rev 1.3
Date: Friday, December 17, 2010		Sheet 63 of 99



+3VS_DB +3VS_DB 66.69
+3VSUS_DB +3VSUS_DB 65.69
+VDD17 +VDD17 65








Table 2-6. LED Link Table

LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up



ER 1129
Remove the Q6705 and +5V_DB

Dr-Bios.com



Dr-Bios.com

ER 1129
Modify the LED circuit
for Non-overclocking

Temp follow Atheros design guide, check yellow is need? Check with customer.

+3VS_DB 69
 +3VSUS_DB 64,65,69



3G

Place one 22uF capacitor near pin2, another near 39/41, the other near pin52.

Place 0.1uF & 33PF capacitors near pin 2/39/41/52 each

POWER CONSUMPTION:
 1). 3VS < 2.75A


ER1.34



H=6.8mm

Dr-Bios.com


PEGATRON Title : WLAN 3G	
<OrgName>	Engineer: JAY TSAI
Size	Project Name
C	EIH31
Date: Friday, December 17, 2010	Sheet 66 of 99
Rev	1.3



Dr-Bios.com



USB ports

+5V_USB ○ +5V_USB 67,69




Check USB power limit control from EC and PCH for USB2.0 option
 Boston:GP1082:USBSLP_EN#,check KB100
 Boston:GP1014:USB_OC2#_BC
 BOM by USB 3.0 must change the U5201 for active HI solution.

if just support usb20, need to change connector to 1213-00MN000 and unmount /usb30 and mount /usb20 in page 54













Dr-Bios.com

MB



DB






PEX=> From NB
EXP: VGA Card to NB

Y5V


PCIEG_RXP0 PCIEG_RXN0	PCIEB_RXP0 C7017 2 /DGPU PCIEB_RXN0 C7008 2 /DGPU	PEX_TX0 PEX_TX0_N	AI17 AM17
PCIEG_RXP1 PCIEG_RXN1	PCIEB_RXP1 C7018 2 /DGPU PCIEB_RXN1 C7009 2 /DGPU	PEX_TX1 PEX_TX1_N	AI18 AM18
PCIEG_RXP2 PCIEG_RXN2	PCIEB_RXP2 C7010 2 /DGPU PCIEB_RXN2 C7019 2 /DGPU	PEX_TX2 PEX_TX2_N	AI19 AM19
PCIEG_RXP3 PCIEG_RXN3	PCIEB_RXP3 C7011 2 /DGPU PCIEB_RXN3 C7020 2 /DGPU	PEX_TX3 PEX_TX3_N	AI20 AM20
PCIEG_RXP4 PCIEG_RXN4	PCIEB_RXP4 C7022 2 /DGPU PCIEB_RXN4 C7021 2 /DGPU	PEX_TX4 PEX_TX4_N	AM21 AM22
PCIEG_RXP5 PCIEG_RXN5	PCIEB_RXP5 C7024 2 /DGPU PCIEB_RXN5 C7023 2 /DGPU	PEX_TX5 PEX_TX5_N	AP22 AP23
PCIEG_RXP6 PCIEG_RXN6	PCIEB_RXP6 C7026 2 /DGPU PCIEB_RXN6 C7025 2 /DGPU	PEX_TX6 PEX_TX6_N	AP24 AP25
PCIEG_RXP7 PCIEG_RXN7	PCIEB_RXP7 C7028 2 /DGPU PCIEB_RXN7 C7027 2 /DGPU	PEX_TX7 PEX_TX7_N	AM24 AM25
PCIEG_RXP8 PCIEG_RXN8	PCIEB_RXP8 C7034 2 /DGPU PCIEB_RXN8 C7033 2 /DGPU	PEX_TX8 PEX_TX8_N	AM26 AM27
PCIEG_RXP9 PCIEG_RXN9	PCIEB_RXP9 C7036 2 /DGPU PCIEB_RXN9 C7035 2 /DGPU	PEX_TX9 PEX_TX9_N	AM28 AM29
PCIEG_RXP10 PCIEG_RXN10	PCIEB_RXP10 C7038 2 /DGPU PCIEB_RXN10 C7037 2 /DGPU	PEX_TX10 PEX_TX10_N	AM27 AM28
PCIEG_RXP11 PCIEG_RXN11	PCIEB_RXP11 C7040 2 /DGPU PCIEB_RXN11 C7039 2 /DGPU	PEX_TX11 PEX_TX11_N	AM28 AM29
PCIEG_RXP12 PCIEG_RXN12	PCIEB_RXP12 C7042 2 /DGPU PCIEB_RXN12 C7041 2 /DGPU	PEX_TX12 PEX_TX12_N	AM29 AM30
PCIEG_RXP13 PCIEG_RXN13	PCIEB_RXP13 C7047 2 /DGPU PCIEB_RXN13 C7043 2 /DGPU	PEX_TX13 PEX_TX13_N	AM29 AM30
PCIEG_RXP14 PCIEG_RXN14	PCIEB_RXP14 C7049 2 /DGPU PCIEB_RXN14 C7048 2 /DGPU	PEX_TX14 PEX_TX14_N	AM31 AM32
PCIEG_RXP15 PCIEG_RXN15	PCIEB_RXP15 C7051 2 /DGPU PCIEB_RXN15 C7050 2 /DGPU	PEX_TX15 PEX_TX15_N	AM32 AM33



GB2-128 02Y0A000001 /DGPU
EIH31 : 020A-00G0QB N12P-GV-OP-B-A1 QS sample



76 FBAD[0..63]
76 FBA_CMD[0..31]
76 FBADM[0..7]
76 FBADOS_WP[0..7]
76 FBADOS_RN[0..7]





+1.0VS_VGA
+VS_VGA
+1VS_+1.0VS_VGA

BOT SIDE

Place Near Balls






BOT SIDE

Place Near Balls




Main source :
Hynix DDR3 64M*16 900MHz / 1.5V
H5TQ1G63DFR-11C(0315-00NF000)


Second source :
SAMSUNG DDR3 64M*16 900MHz / 1.5V
K4W1G1646E-HC11(0315-00C4000)



Remove test point
NC44


G82-128
Q2VOA0000001






+1.05VS_VGA
+3VS_VGA
+1VS_+1.05VS_VGA

+1.05VS_VGA 57.70,71,91
+3VS_VGA 57.70,74,91
+1VS_+1.05VS_VGA



XTAL_IN, XTAL_OUT
3.3V tolerance

correspondent BGA balls must be 12mils and 16 mil wide near GPU



Dr-Bios.com

+1.05VS_VGA ○ +1.05VS_VGA 57.70,71,72,91
 +0VS_VGA ○ +0VS_VGA 57.70,72,74,91
 +1.05VS_VGA ○ +1.05VS_VGA 57.70,71,72,91








Table 7.1 N11x Fermi Family Display Link Summary

IFP x	A	B	C	D	E	F
MASERATI						

Link A	Link B	Link C	Link D	Link E	Link F
LVDS (Single Link or Dual Link with IFPB)	LVDS (Dual Link with IFPA)	DisplayPort, HDMI	DisplayPort, eDP	DisplayPort, DVI (Single Link or Dual Link with IFPF), HDMI	DisplayPort, DVI (Dual Link with IFPE)



+1.05VS_VGA
+3VS_VGA
+1.05VS_VGA




N12P-GS : 0x0DF4
~10100
= PCI_DEVICE[4][3][2][1][0]

GPIO USAGE




GPIO	IO	ACTIVE	USAGE
0	IN	NA	IFPAB_HOTPLUG_DETECT
1	IN	NA	IFPC_HOTPLUG_DETECT
2	OUT	HIGH	PANEL_BACKLIGHT_PWM
3	OUT	HIGH	PANEL_POWER_ENABLE
4	OUT	HIGH	PANEL_BACKLIGHT_ENABLE
5	OUT	HIGH	NVDD_ALT0
6	OUT	HIGH	NVDD_ALT1
7	OUT	HIGH	FBVDDQ_ALTV
8	IN/OUT	LOW	OVERTEMP_ALERT
9	OUT	LOW	THERMAL_ALERT
10	OUT	HIGH	FB_VREF_CONTROL
11	OUT	HIGH	RESERVED
12	IN	NA	AC_DETECT
13	OUT	LOW	LOAD_STEP_DOWN
14	OUT	HIGH	LOAD_STEP_UP
15	IN	NA	IFPE_HOTPLUG_DETECT
16	IN	NA	FAN_PWM_OUT
17	IN	NA	FAN_TACH_IN
18	IN	NA	RESERVED
19	IN	NA	IFPD_HOTPLUG_DETECT
20	IN	NA	RESERVED
21	IN	NA	IFPF_HOTPLUG_DETECT
22	IN	NA	RESERVED
23	IN	NA	RESERVED
24	IN	NA	RESERVED





GPU_VID	VID1	VID0	+VGA_VCORE
Low	0	0	0.85V
Med	0	1	1V
High	1	0	1.025V



+1.05VS_VGA 57.70,71,72,91
 +3VS_VGA 57.70,72,74,91
 +1.05VS_VGA 57.70,71,72,91





NV Design Guide	Maserati
0.01U x 8	0.01U x 8
0.022U x 3	0.022U x 3
0.047U x 3	0.047U x 3
0.1U x 2	0.1U x 2
0.22U x 3	0.22U x 3
1U x 1	1U x 1
4.7U x 1	4.7U x 1
10U x 2	10U x 2
22U x 1	22U x 1
47U x 1	47U x 1












VRAM CH A

TOP SIDE





BOT SIDE












GB1-128 Mode C		GB2-128 Mode E		DRAM Function	
Single Rank					
CMD25	CMD0	0.31	32.63		
CMD23	CMD1				
CMD2	CMD2				
CMD0	CMD3				
CMD10	CMD4	A9	A11		
CMD26	CMD5	A6	A7		
CMD14	CMD6	A0	BA1		
CMD7	CMD7	A3	A12		
CMD1	CMD8	A8	A8		
CMD22	CMD9	A12	A0		
CMD20	CMD10	A1	A2		
CMD24	CMD11	RAS*	RAS*		
CMD18	CMD12	A13	A14		
CMD9	CMD13	BA1	A3		
CMD29	CMD14	A14	A13		
CMD8	CMD15	CAS*	CAS*		
CMD27	CMD16				
CMD15	CMD17				
CMD11	CMD18				
CMD16	CMD19				
CMD28	CMD20	RST	RST		
CMD3	CMD21	A7	A6		
CMD17	CMD22	A4	A5		
CMD5	CMD23	A11	A9		
CMD4	CMD24	A2	A1		
CMD21	CMD25	A10	WE*		
CMD6	CMD26	A5	A4		
CMD13	CMD27	BA2	A15		
CMD19	CMD28	WE*	A10		
CMD12	CMD29	BA0	BA0		
CMD30	CMD30	A15	BA2		

TOP SIDE



BOT SIDE



Dr-Bios.com

Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C
PEGATRON COMPUTER INC		Engineer: Moyer Huang
Size	Project Name	Rev
C	P/N <OrgAddr2>	1.3
Date: Friday, December 17, 2010		Sheet 77 of 100




Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C
PEGATRON COMPUTER INC		Engineer: <i>Moyer Huang</i>
Size	Project Name	Rev
A	P/N	1.3
Date: Friday, December 17, 2010		Sheet 78 of 100



Dr-Bios.com

PEGATRON		Title : FRAME BUFFER C
PEGATRON COMPUTER INC		Engineer: <i>Moyer Huang</i>
Size	Project Name	Rev
A	P/N	1.3
Date: Friday, December 17, 2010		Sheet 79 of 100



Dr-Bios.com

-Variant Name-		PEGATRON Title : POWER_VCORE&VGF	
Engineer: Louls			
Size: Custom	Project Name: EIH31	Rev: 1.1	
Date: Friday, December 17, 2010	Sheet: 80	of:	89

Frequency:306KHz

+5V0:5.00V (Max:5.137V Min:4.866V)


Max: 5.5A
OCP> 6.6A

+3V0:3.3V (Max:3.376 Min:3.225)
Frequency:357KHz

MAX: 4.73A
OCP> 5.7A

+5VSUS
(0.1A)

(0.162A+1.3A)
+3VSUS



Set OCP

$$VILIM = (RILIM \times 10\mu A) / 10 = IILIM \times RDS(ON)$$

$$RILIM = (IILIM \times RDS(ON)) \times 10 / 10\mu A$$

Set Frequency

For $5.5V < VIN < 6.5V$:

$$ts1 = 61.28p \times RTON$$

$$ts2 = 44.43p \times RTON$$




For $6.5V < VIN < 12V$:

$$ts1 = 51.85p \times RTON$$

$$ts2 = 44.43p \times RTON$$


For $12V < VIN < 25V$:

$$ts1 = 45.75p \times RTON$$

$$ts2 = 39.2p \times RTON$$


<Variant Name>

PEGATRON Title: POWER_SYSTEM		
Engineer: Louis		
Size	Project Name	Rev
Custom	EIH31	1.1
Date:	Friday, December 17, 2010	Sheet 81 of 94




DDR & VTT POWER SUPPLY

EN/DEM	Function
VDD	Diode-emulation
GND	CCM

TON=3.85p*RTON*VOUT/(VIN-0.5);
Frequency=VOUT/(VIN*TON)

Frequency setting
F=300KHz-->R8305=845K ohm
F=250KHz-->R8305=1M ohm

VFB=0.75V;T=1.07%
VDDQ=VFB * [1+(R8302/R8303)]



<Variant Name>


PEGATRON Title : POWER_DDR & VTT

Engineer: **Louis**

Size	Project Name	Rev
Custom	EIH31	1.1

Date: Friday, December 17, 2010 Sheet 83 of 94


1.8VS POWER SUPPLY



<Variant Name>

PEGATRON		Title : POWER_1.8VS	
		Engineer: Louis	
Size Custom	Project Name	EIH31	Rev 1.1
Date: Friday, December 17, 2010		Sheet	84 of 94

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM



GPU_VID_1	GPU_VID_0	+VGA_VCORE_O(N12p-GS)	+VGA_VCORE_O(N12P-GV)
L	L	0.825V	0.85V
L	H	0.975V	1V
H	L	1V	1.025V
H	H	X	


<Variant Name>


PEGATRON Title : POWER_VGA_CORE

Engineer: **Louis**

Size	Project Name	Rev
Custom	EIH31	1.1

Date: Friday, December 17, 2010 Sheet 87 of 95





TOTAL POWER=90W
--> 4.74A

Discharge current : 8.4A


Charge Current : 3.5A

Dr-Bios.com


<Variant Name>

PEGATRON Title : POWER CHARGER		
Engineer: Louis		
Size C	Project Name EIH31	Rev 1.1
Date: Friday, December 17, 2010	Sheet 88	of 99

BATTERY IN DETECT




ADAPTER IN DETECT




Dr-Bios.com

<Variant Name>		
PEGATRON Title : POWER_DETECT		
Engineer: Louis		
Size	Project Name	Rev
Custom	EIH31	1.1
Date: Friday, December 17, 2010	Sheet 90 of 99	




SUSB#_PWR POWER



SUSC#_PWR POWER



DSC#_PWR POWER




<Variant Name>

PEGATRON Title : POWER_LOAD SWITCH
 Engineer: Louis


Size	Project Name	Rev
Custom	EIH31	1.1
Date: Friday, December 17, 2010	Sheet 91 of 99	

POWER GOOD DETECTER




Dr-Bios.com

<Variant Name>			
PEGATRON		Title : POWER_PROTECT	
Engineer: Louis			
Size	Project Name	Rev	
Custom	EIH31	1.1	
Date: Friday, December 17, 2010		Sheet	92 of 99




FOR POWER TEST



Dr-Bios.com


<Variant Name>		
PEGATRON Title : POWER_SIGNAL		Engineer: Louos
Size Custom	Project Name EIH31	Rev 1.1
Date: Friday, December 17, 2010	Sheet 93 of 99	



1A		
0.162A+1.3A	DESIGN: 4.73A	OCP>6A
0.55A		
2.45A		
(0.1A)		
0.01A	DESIGN: 5.5A	OCP>6.6A
3.1		
2.255		
(0.1A)		
1.3A	DESIGN: 1.3A	
1.23A		
3A+0.51A	DESIGN: 7.5A	OCP>9.2A
4.25A		
2.4A		
3.71A	DESIGN: 7.5A	OCP>9.2A
0.264A		
7A		
0.8A		
(17W)	DESIGN: 17A	OCP>22A
	DESIGN: 18A	OCP>22A
	DESIGN: TDC_36A	OCP>60A

Icc_MAX: Icc_TDC:
 XE 97A XE 62A
 SV-QC 94A SV-QC 52A
 SV-DC 53A SV-DC 36A
 Mobile SB processor March 2010 R1.0 #445465

SVID_VDIO, SVID_VCLK, SVID_ALERT#,
 VCCSENSE, VSSSENSE,
 VCC_GFX_SENSE, VSS_GFX_SENSE
 ALL_SYSTEM_PWRGD





Dr-Bios.com

PEGATRON Title : ****		
BG1\HW1		Engineer: <i>Ivan Liu</i>
Size A	Project Name H36HC	Rev 1.3
Date: <i>Friday, December 17, 2010</i>		Sheet 96 of 99

SR BOM change

SR1.1 Un-mount Q5602, Q5601 and mount R5323 and R5310

SR1.2 CE5001 un-mount

SR1.3 L3602 mount

SR1.4 R7005 un-mount

SR1.5 R7410 change 10K ohm

SR1.6 R4504 change 10K ohm for LVDS backlight

SR1.7 R7430, R7432, R7433 un-mount

SR1.8 R7608, R7611 change 162 ohm

ER

ER1.1 PI pin connect to ESD and VDD pin reserve 0.1 uF cap

ER1.2 Add diode and reserve 0 ohm for AC adapter plug in /out voice

ER1.3 U5201 change G547G1P81U for Desing IP

ER1.4 Add Card Reader LED

ER1.5 J3701, J3702, J4601, J5201, J5304, J5001 chang connector

ER1.6 R6505~R6508 change 0603 size

ER1.7 D4801 contact to 2.2K ohm for EA solution in HDMI issue

ER1.8 CPU_THERM# contact to FORCE_OFF#

ER1.9 RTC battery connector (J2001)Pin1, Pin2 swap

ER1.10 D3707, D4618, D5201, D5301, D6502, D6503, D6802 VDD pin reserve 0.1 uF cap

ER1.11 R3720 R3721 change 51ohm for consumer spec in HP

ER1.12 L4601, L4602, L4603 change 27nH and add C4622, C4623, C4624 for EA solution in CRT

ER1.13 L5301, L5302, L5306 change 0 ohm and L5305 change short pin,
C5321, C5327, C5307, C5322, C5315, C5305, C5313 change umount

ER1.14 Change R4566 from 300(0603) to 150(0402) for LVDS power sequence solution

ER1.15 USB port 0 and port 1 swap

ER1.16 Vcore_add CE8002&CE8006 to replace CE0601&CE0602

ER1.17 VGFX_CORE(IGPU) add CE8007 to replace CE0705

ER1.18 reserve M_VREF schematic

ER1.19 Reserve C2623, C2624, C4514, C4515 for WLAN solution

ER1.20 Reserve C4510, C4512, C4513 for 3G and L6002~L6004, L4502 change 47 ohm Bead

ER1.21 C6007, C6006 mount for WLAN

ER1.22 RN3002 change 2R4P

ER1.23 LED and BT schematic change to LED board

ER1.24 LED power change 5VSUS, so R5618, R5616, R5623 change 560 ohm

ER1.25 VRAM change co-lay footprint

ER1.26 Reserve C5601, C5602, C5603, C6356, C6357 to 47pF for RF request

ER1.27 Reserve C4516, C4517 to 10pF for RF request

ER1.28 U6504, U6505 change AZ3028 for EMI request

ER1.29 D6401, D6501, D6502 change ESD AZ5023 in for EMI request in LAN function

ER1.30 Add C6010 C6011 for EMI request

ER1.31 Merge Q6704 and remove U6704

ER1.32 D3720 change to mount for EMI request


ER1.34 Reserve C6913(47PF), C6902(0.1uF), C6623(47PF), C6606(22uF) for 3G

ER1.35 L6601=>0901-00HI000 FERRITE BEAD(1206)390 OHM/2A

Dr-Bios.com

PEGATRON Title : ****	
Engineer: JAY TSAI	
Size	Project Name
Custom	EIH31
Date: Friday, December 17, 2010	Sheet 97 of 99
Rev	1.3


Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Power On Sequence
1 → 23

Dr-Bios.com

Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Dr-Bios.com