




# A6Jc/m Block Diagram







**Layout Note:**  
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".  
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

**#PROCHOT# is not supported**





s/w doesn't define it yet.




YUNAH FSB667			
	LFM	TYP	HFM
VCC	1.14V	1.2V	1.356V
C4	C3	C0	Max
ICC	0.9A	7.59A	27A

YUNAH FSB667			
	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
ICCP			2.5A






**Vcc Core Decoupling Caps**  
Place these on bottom side.





Layout note: Route VCCSENSE and VSSSENSE trace at 27.4 ohm with 25 mils spacing mismatch and 18mils trace on 7mils spacing.

Place pull-up/down resistors within 1 inch of CPU.





# Fan Speed Control




Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



Place U401 near CON401



## CPU FAN



Pin 10 & Pin 24 set inverting PWM Mode  
Set INV=1 to invert PWM output


Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS  
 12 mils  
 =====GND  
 10 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 12 mils  
 -----OTHER SIGNALS

Avoid BPSB,Power

<Variant Name>




<b>ASUS</b>		Title : THER-SENSOR,FAN	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	A6Jc		2.1
Date: Thursday, January 19, 2006		Sheet 4 of 63	










Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H

Place termination closed to source IC

- CLK\_CPU\_BCLK R511 1 r0402 2 49.90hm
- CLK\_CPU\_BCLK# R512 1 r0402 2 49.90hm
- CLK\_MCH\_BCLK R513 1 r0402 2 49.90hm
- CLK\_MCH\_BCLK# R514 1 r0402 2 49.90hm
- CLK\_PCIE\_ICH R515 1 r0402 2 49.90hm
- CLK\_PCIE\_ICH# R549 1 r0402 2 49.90hm
- CLK\_MCH\_3GPLL R520 1 r0402 2 49.90hm
- CLK\_MCH\_3GPLL# R521 1 r0402 2 49.90hm
- CLK\_PCIE\_GFX R522 1 r0402 2 49.90hm
- CLK\_PCIE\_GFX# R523 1 r0402 2 49.90hm
- CLK\_PCIE\_LAN R516 1 r0402 2 49.90hm
- CLK\_PCIE\_LAN# R518 1 r0402 2 49.90hm
- CLK\_PCIE\_MINICARD1 R517 1 r0402 2 49.90hm
- CLK\_PCIE\_MINICARD1# R548 1 r0402 2 49.90hm
- CLK\_ICH\_SATA R572 1 r0402 2 49.90hm
- CLK\_ICH\_SATA# R573 1 r0402 2 49.90hm




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD1(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#)	CLK_MCH_3GPLL(#)



<Variant Name>

<b>ASUS</b>		Title : Calistoga MCH (1)	
ASUSTek COMPUTER INC		Engineer: Charles Lee	
Size	Project Name		Rev
Custom	<b>A6Jc</b>		2.1
Date: Thursday, January 19, 2006	Sheet 6 of 63		





When using IntelR 945PM/GM and 940GML Express Chipset platform with external graphics only, IREF resistor is not required.





PCIEB_TXN0	1	2	PCIEG_RXN15	1	2	PCIEB_TXP0	1	2	PCIEG_RXP15	1	2
PCIEB_TXN1	C711	1	PCIEG_RXN14	1	2	PCIEB_TXP1	C712	1	PCIEG_RXP14	1	2
PCIEB_TXN2	C724	1	PCIEG_RXN13	1	2	PCIEB_TXP2	C723	1	PCIEG_RXP13	1	2
PCIEB_TXN3	C732	1	PCIEG_RXN12	1	2	PCIEB_TXP3	C710	1	PCIEG_RXP12	1	2
PCIEB_TXN4	C726	1	PCIEG_RXN11	1	2	PCIEB_TXP4	C725	1	PCIEG_RXP11	1	2
PCIEB_TXN5	C702	1	PCIEG_RXN10	1	2	PCIEB_TXP5	C701	1	PCIEG_RXP10	1	2
PCIEB_TXN6	C728	1	PCIEG_RXN9	1	2	PCIEB_TXP6	C727	1	PCIEG_RXP9	1	2
PCIEB_TXN7	C704	1	PCIEG_RXN8	1	2	PCIEB_TXP7	C703	1	PCIEG_RXP8	1	2
PCIEB_TXN8	C730	1	PCIEG_RXN7	1	2	PCIEB_TXP8	C729	1	PCIEG_RXP7	1	2
PCIEB_TXN9	C706	1	PCIEG_RXN6	1	2	PCIEB_TXP9	C705	1	PCIEG_RXP6	1	2
PCIEB_TXN10	C719	1	PCIEG_RXN5	1	2	PCIEB_TXP10	C731	1	PCIEG_RXP5	1	2
PCIEB_TXN11	C708	1	PCIEG_RXN4	1	2	PCIEB_TXP11	C707	1	PCIEG_RXP4	1	2
PCIEB_TXN12	C717	1	PCIEG_RXN3	1	2	PCIEB_TXP12	C718	1	PCIEG_RXP3	1	2
PCIEB_TXN13	C720	1	PCIEG_RXN2	1	2	PCIEB_TXP13	C709	1	PCIEG_RXP2	1	2
PCIEB_TXN14	C715	1	PCIEG_RXN1	1	2	PCIEB_TXP14	C716	1	PCIEG_RXP1	1	2
PCIEB_TXN15	C722	1	PCIEG_RXN0	1	2	PCIEB_TXP15	C721	1	PCIEG_RXP0	1	2
	C713	1		1	2		C714	1		1	2

Place the 32 pcs coupling CAP near Calistoga


FUNCTION	R712	R711	R709	R710
ENABLE VCCA_DPLLA & VCCB_DPLLB	MT	DNI	MT	DNI
DISABLE VCCA_DPLLA & VCCB_DPLLB	DNI	MT	DNI	MT

ASUS Title : Calistoga PCI-E (2)  
 ASUSTek COMPUTER INC Engineer: Charles Lee  
 Size Project Name  
 Custom A6Jc  
 Date: Thursday, January 19, 2006 Sheet 7 of 63



















NOTE: 0.1uF CAPS USED IN  
+1.5VS, +3.3VS  
+2.5VS should be placed within  
200 mils of edge.

NOTE: 0.1uF caps in  
1.5VS\_XPLL need to be  
located as edge caps  
within 200 mils.



POWER




<Variant Name>


Title : Calistoga Power (4)

ASUSTek COMPUTER INC Engineer: Charles Lee



Size	Project Name	Rev
Custom	A6Jc	2.1

Date: Thursday, January 19, 2006 Sheet 9 of 63







**CFG5 : DMI STRAP**  
 LOW = DMI X 2  
**HIGH = DMI X 4 (Default)**




CFG[17..3] have internal pullup resistors.  
 CFG[20..18] have internal pulldown resistors.  
 SDVOCRTL\_DATA has internal pulldown resistors.




**CFG7 : CPU STRAP**  
 LOW = Mobile Prescott  
**HIGH = Dothan CPU (Default)**




**CFG15 : ICH RESET DISABLE**  
 LOW = ICH RESET DISABLE  
**HIGH = NORMAL OPERATION**




**CFG11 : PSB 4X CLK ENABLE**  
 LOW = REVERSAL  
**HIGH = Calistoga(Default)**




**CFG16 : FSB DYNAMIC ODT**  
 LOW = Dynamic ODT Disabled  
**HIGH = Dynamic ODT Enabled (Default)**




**CFG9 : PCIE GRAPHIC LANE**  
 LOW = REVERSE LANE (Default)  
 HIGH = NORMAL OPERATION











**CFG18 : GMCH Core Voltage Level**  
 LOW = 1.05V (Default)  
 HIGH = 1.5V




**CFG10: HOST PLL VCO SELECT**  
 LOW = RESERVED  
**HIGH = MOBILITY**




**CFG19 : DMI LANE REVERSAL**  
 LOW = NORMAL  
 HIGH = LANES REVERSED




U1301,U1302 Swapable



U1303,U1304 Swapable






U1201B




DDR2: VREF = 0.5 \* +1.8VS  
DDR3: VREF = 0.7 \* +1.8VS

FBCD0	B7	FBCD0
FBCD1	AZ	FBCD1
FBCD2	C7	FBCD2
FBCD3	A2	FBCD3
FBCD4	B2	FBCD4
FBCD5	C4	FBCD5
FBCD6	A5	FBCD6
FBCD7	B5	FBCD7
FBCD8	E9	FBCD8
FBCD9	F10	FBCD9
FBCD10	D12	FBCD10
FBCD11	D8	FBCD11
FBCD12	E12	FBCD12
FBCD13	D11	FBCD13
FBCD14	D8	FBCD14
FBCD15	D8	FBCD15
FBCD16	E7	FBCD16
FBCD17	D8	FBCD17
FBCD18	E7	FBCD18
FBCD19	D5	FBCD19
FBCD20	D3	FBCD20
FBCD21	E4	FBCD21
FBCD22	C3	FBCD22
FBCD23	B4	FBCD23
FBCD24	C10	FBCD24
FBCD25	B10	FBCD25
FBCD26	C8	FBCD26
FBCD27	A10	FBCD27
FBCD28	C11	FBCD28
FBCD29	C12	FBCD29
FBCD30	A11	FBCD30
FBCD31	B28	FBCD31
FBCD32	C27	FBCD32
FBCD33	A2	FBCD33
FBCD34	B26	FBCD34
FBCD35	C30	FBCD35
FBCD36	B31	FBCD36
FBCD37	C29	FBCD37
FBCD38	A31	FBCD38
FBCD39	D28	FBCD39
FBCD40	D27	FBCD40
FBCD41	F26	FBCD41
FBCD42	D24	FBCD42
FBCD43	E23	FBCD43
FBCD44	E24	FBCD44
FBCD45	F23	FBCD45
FBCD46	B23	FBCD46
FBCD47	A23	FBCD47
FBCD48	C25	FBCD48
FBCD49	C23	FBCD49
FBCD50	A22	FBCD50
FBCD51	C22	FBCD51
FBCD52	C21	FBCD52
FBCD53	E22	FBCD53
FBCD54	D22	FBCD54
FBCD55	D21	FBCD55
FBCD56	E21	FBCD56
FBCD57	E18	FBCD57
FBCD58	D18	FBCD58
FBCD59	D18	FBCD59
FBCD60	E19	FBCD60
FBCD61	E19	FBCD61
FBCD62	E19	FBCD62
FBCD63	E19	FBCD63
FBCD64	E19	FBCD64
FBCD65	E19	FBCD65
FBCD66	E19	FBCD66
FBCD67	E19	FBCD67
FBCD68	E19	FBCD68
FBCD69	E19	FBCD69
FBCD70	E19	FBCD70
FBCD71	E19	FBCD71
FBCD72	E19	FBCD72
FBCD73	E19	FBCD73
FBCD74	E19	FBCD74
FBCD75	E19	FBCD75
FBCD76	E19	FBCD76
FBCD77	E19	FBCD77
FBCD78	E19	FBCD78
FBCD79	E19	FBCD79
FBCD80	E19	FBCD80
FBCD81	E19	FBCD81
FBCD82	E19	FBCD82
FBCD83	E19	FBCD83
FBCD84	E19	FBCD84
FBCD85	E19	FBCD85
FBCD86	E19	FBCD86
FBCD87	E19	FBCD87
FBCD88	E19	FBCD88
FBCD89	E19	FBCD89
FBCD90	E19	FBCD90
FBCD91	E19	FBCD91
FBCD92	E19	FBCD92
FBCD93	E19	FBCD93
FBCD94	E19	FBCD94
FBCD95	E19	FBCD95
FBCD96	E19	FBCD96
FBCD97	E19	FBCD97
FBCD98	E19	FBCD98
FBCD99	E19	FBCD99
FBCD100	E19	FBCD100






AA12	GND_0	K10
AA2	GND_1	K23
AA21	GND_2	K29
AA31	GND_3	K4
AB7	GND_4	L27
AB6	GND_5	L6
AC10	GND_6	M12
AC23	GND_7	M2
AC29	GND_8	M21
AC4	GND_9	M31
AD16	GND_10	N15
AD17	GND_11	N18
AD2	GND_12	N29
AD31	GND_13	N4
AE17	GND_14	P15
AE27	GND_15	P18
AE6	GND_16	P27
AF11	GND_17	P6
AF26	GND_18	R13
AF29	GND_19	R14
AF4	GND_20	R15
AF7	GND_21	R18
AG10	GND_22	R19
AG11	GND_23	R2
AG14	GND_24	R20
AG15	GND_25	R31
AG19	GND_26	T16
AG2	GND_27	T17
AG22	GND_28	T24
AG31	GND_29	T29
AG8	GND_30	T4
AH24	GND_31	U16
AJ10	GND_32	U17
AJ13	GND_33	U24
AJ16	GND_34	U29
AJ17	GND_35	U8
AJ20	GND_36	V13
AJ23	GND_37	V14
AJ26	GND_38	V15
AJ29	GND_39	V18
AJ4	GND_40	V19
AJ7	GND_41	V2
AK2	GND_42	V20
AK28	GND_43	V31
AK31	GND_44	W15
AL11	GND_45	W18
AL14	GND_46	W27
AL19	GND_47	W6
AL22	GND_48	Y15
AL25	GND_49	Y18
AL3	GND_50	Y29
AL6	GND_51	Y4
AL9	GND_52	
AM13	GND_53	
AM16	GND_54	
AM17	GND_55	
AM20	GND_56	
AM23	GND_57	
AM26	GND_58	
AM29	GND_59	
B12	GND_60	
B15	GND_61	
B18	GND_62	
B21	GND_63	
B24	GND_64	
B27	GND_65	
B3	GND_66	
B30	GND_67	
B6	GND_68	
B9	GND_69	
C2	GND_70	
C31	GND_71	
D10	GND_72	
D13	GND_73	
D16	GND_74	
D17	GND_75	
D20	GND_76	
D23	GND_77	
D26	GND_78	
D29	GND_79	
D4	GND_80	
D7	GND_81	
F11	GND_82	
F14	GND_83	
F19	GND_84	
F2	GND_85	
F22	GND_86	
F25	GND_87	
F31	GND_88	
F8	GND_89	
G26	GND_90	
G29	GND_91	
G4	GND_92	
G7	GND_93	
H27	GND_94	
H6	GND_95	
J16	GND_96	
J17	GND_97	
J2	GND_98	
J31	GND_99	

**Decoupling for FBA.  
ACAP to memory**



**Decoupling for FBC.  
ACAP to memory**









**ASUS** Title : G73M(5)\_LVDS&VGA&TV  
 Engineer: Charles Lee



Size	Project Name	Rev
Custom	A6Jc	2.1

Date: Thursday, January 19, 2006 Sheet 16 of 63





**RN1701 Swapable**




- GPIO0, 1 -- Hot Plug Detect (For DVI)
- GPIO2 -- Panel backlight brightness (PWM)
- GPIO3 -- Panel power enable
- GPIO4 -- Panel backlight ON/OFF
- GPIO5 -- GPU VID0
- GPIO6 -- GPU VID1
- GPIO7 -- GPU VID2 or MEM VID
- GPIO8 -- Thermal diode ALERT
- GPIO9 -- Fan control
- GPIO11 -- HDTV enable


Internal Pull-down  
GPIO0, 1, 2, 4, 5, 6, 7

<Variant Name>

# LCD Power




# LCD LVDS Interface



**Cable Requirement:**  
Impedence: 100 ohm +/- 10%  
Length Mismatch <= 10 mils  
Twisted Pair(Not Ribbon)  
Maximum Length <= 16"


# INVERTER Interface

**BIOS BACK\_OFF#:** When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.




**A6J doesn't support USB WLAN function!**



# USB PORT 6 for USB CAMERA







<Variant Names>		<b>ASUS</b>		<b>Title : LVDS &amp; INVERTER</b>	
<OrgName>		Engineer: <b>Charles Lee</b>			
Size	Project Name	Rev			
Custom	<b>A6Jc</b>	2.1			
Date: Thursday, January 19, 2006	Sheet 18	of 63			







### RN1906 Swapable






### RN1901 Swapable






SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1







Layout Note: Place these High-Freq decoupling Caps near the GMCH





Layout Note: Place these CAPs near the GMCH



SMBus Slave Address:A4H




Layout Note: Place these Caps near SO DIMM 1







VREF -> 10/10 mils

Layout Note: Place these Caps near SO DIMM 0








<Variant Names>

<b>ASUS</b>		<b>Title : DDR2 SO-DIMM_1</b>	
<OrgName>		Engineer: <b>Charles Lee</b>	
Size	Project Name	Rev	
Custom	<b>A6Jc</b>	2.1	
Date: Thursday, January 19, 2006		Sheet 21 of 63	





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS









	Enable internal LDO for +1.05VSUS	Disable internal LDO for +1.05VSUS
R2305	Mount	DNI
R2306	DNI	Mount





Register D30:F1:40h  
bit 0:AZ/AC97#  
0 -> AC97 (Default)  
1 -> Azalia





ICH-7 BOOT BIOS select

	GNT#5	GNT#4	(default)
LPC	11	1	1
PCI	10	1	0
SPI	01	0	1



Place R2409 within 500mils of ICH-7

<Variant Name>


**ASUS** Title : ICH7-M (2/4)

ASUSTek COMPUTER INC Engineer: Marco Chen

Size	Project Name	Rev
Custom	A6Jc	2.1



Date: Thursday, January 19, 2006 Sheet 24 of 63










Note: GPIO25 CAN NOT BE LOW for 35us after RSMRST on BOOT (DMI AC coupling mode strap)

Reference ICH7 EDS page 69:LAN\_RST# should be tied to RSMRST#




PCB\_VID3 : PROJECT CODE  
PCB\_VID 0 1 2  
MB V1.0 0 0 0





U2301E		P28
A4	Vss1	R1
A23	Vss2	R8
B1	Vss3	R11
B8	Vss4	R12
B11	Vss5	R13
B14	Vss6	R14
B17	Vss7	R15
B20	Vss8	R16
B26	Vss9	R17
B28	Vss10	R18
C2	Vss11	T6
C6	Vss12	T12
C27	Vss13	T13
D10	Vss14	T14
D13	Vss15	T15
D18	Vss16	T16
D21	Vss17	T17
D24	Vss18	T18
E1	Vss19	T19
E2	Vss20	T20
E4	Vss21	T21
E8	Vss22	T22
E15	Vss23	T23
E3	Vss24	T24
F4	Vss25	T25
F5	Vss26	T26
F12	Vss27	T27
F27	Vss28	T28
F28	Vss29	T29
G1	Vss30	T30
G2	Vss31	T31
G5	Vss32	T32
G6	Vss33	T33
G8	Vss34	T34
G14	Vss35	T35
G18	Vss36	T36
G21	Vss37	T37
G24	Vss38	T38
G25	Vss39	T39
G26	Vss40	T40
H3	Vss41	T41
H4	Vss42	T42
H5	Vss43	T43
H24	Vss44	T44
H27	Vss45	T45
H28	Vss46	T46
J1	Vss47	T47
J2	Vss48	T48
J5	Vss49	T49
J24	Vss50	T50
J25	Vss51	T51
J26	Vss52	T52
K24	Vss53	T53
K27	Vss54	T54
K28	Vss55	T55
L13	Vss56	T56
L15	Vss57	T57
L24	Vss58	T58
L25	Vss59	T59
L26	Vss60	T60
M3	Vss61	T61
M4	Vss62	T62
M5	Vss63	T63
M12	Vss64	T64
M13	Vss65	T65
M14	Vss66	T66
M15	Vss67	T67
M16	Vss68	T68
M17	Vss69	T69
M24	Vss70	T70
M27	Vss71	T71
M28	Vss72	T72
N1	Vss73	T73
N2	Vss74	T74
N5	Vss75	T75
N6	Vss76	T76
N11	Vss77	T77
N12	Vss78	T78
N13	Vss79	T79
N14	Vss80	T80
N15	Vss81	T81
N16	Vss82	T82
N17	Vss83	T83
N18	Vss84	T84
N24	Vss85	T85
N25	Vss86	T86
N26	Vss87	T87
P3	Vss88	T88
P4	Vss89	T89
P12	Vss90	T90
P13	Vss91	T91
P14	Vss92	T92
P15	Vss93	T93
P16	Vss94	T94
P17	Vss95	T95
P24	Vss96	T96
P27	Vss97	T97
	Vss98	T98
	Vss99	T99
	Vss100	T100
	Vss101	T101
	Vss102	T102
	Vss103	T103
	Vss104	T104
	Vss105	T105
	Vss106	T106
	Vss107	T107
	Vss108	T108
	Vss109	T109
	Vss110	T110
	Vss111	T111
	Vss112	T112
	Vss113	T113
	Vss114	T114
	Vss115	T115
	Vss116	T116
	Vss117	T117
	Vss118	T118
	Vss119	T119
	Vss120	T120
	Vss121	T121
	Vss122	T122
	Vss123	T123
	Vss124	T124
	Vss125	T125
	Vss126	T126
	Vss127	T127
	Vss128	T128
	Vss129	T129
	Vss130	T130
	Vss131	T131
	Vss132	T132
	Vss133	T133
	Vss134	T134
	Vss135	T135
	Vss136	T136
	Vss137	T137
	Vss138	T138
	Vss139	T139
	Vss140	T140
	Vss141	T141
	Vss142	T142
	Vss143	T143
	Vss144	T144
	Vss145	T145
	Vss146	T146
	Vss147	T147
	Vss148	T148
	Vss149	T149
	Vss150	T150
	Vss151	T151
	Vss152	T152
	Vss153	T153
	Vss154	T154
	Vss155	T155
	Vss156	T156
	Vss157	T157
	Vss158	T158
	Vss159	T159
	Vss160	T160
	Vss161	T161
	Vss162	T162
	Vss163	T163
	Vss164	T164
	Vss165	T165
	Vss166	T166
	Vss167	T167
	Vss168	T168
	Vss169	T169
	Vss170	T170
	Vss171	T171
	Vss172	T172
	Vss173	T173
	Vss174	T174
	Vss175	T175
	Vss176	T176
	Vss177	T177
	Vss178	T178
	Vss179	T179
	Vss180	T180
	Vss181	T181
	Vss182	T182
	Vss183	T183
	Vss184	T184
	Vss185	T185
	Vss186	T186
	Vss187	T187
	Vss188	T188
	Vss189	T189
	Vss190	T190
	Vss191	T191
	Vss192	T192
	Vss193	T193
	Vss194	T194


Place U2802 near U2801



Input impedance: 64K ohm (Typical)







JACK\_IN# (EAPD)  
If Earphone or Line-out then active H  
Pin48  
Pull high for Configuration2

Change to  
5.1K Ohm 1%  
for ALC861



For ALC861  
Impedance  
Sense

For EMI




For ALC861  
Impedance  
Match


<Variant Names>

<b>ASUS</b>		<b>Title : AZALIA ALC880</b>	
ASUSTek COMPUTER INC. NB1		Engineer: <b>Marco Chen</b>	
Size	Project Name	Rev	
Custom	<b>A6Jc</b>	2.1	
Date: Thursday, January 19, 2006	Sheet	27	of 63

(Line)FL = 7.2 Hz  
(Line)FH = 174.98K Hz




(Headphone Mode) FL = 7.2Hz  
(Headphone Mode) FH = 174.98K Hz







PR BLOCK 1


### Headphone & SPDIF JACK



	SE/BTL#	SPDIF_IN
SPDIF Mode	H	Hi-Z
HP Mode	H	L
SPK Mode	L	X








0.1uF are for RTL8111B VDD1 pins - 15, 21, 32, 33, 38, 41, 43, 49, 52 and 58.

0.1uF are for AVDD1 pins - 5, 8, 11 and 14



Caps are for VDD1A pins

0.1uF are for AVDDH pins - 2 and 59.

# LAN PORT




## LAN SWAPED-1013



FOR EMI


L_TRLM2	1	0Ohm	2	RN3201A	L_TRLM2
L_TRLP2	4	0Ohm	4	RN3201B	L_TRLP2
L_TRLM0	5	0Ohm	6	RN3201C	L_TRLM0
L_TRLP0	7	0Ohm	8	RN3201D	L_TRLP0
L_TRLP1	1	0Ohm	2	RN3203A	L_TRLP1
L_TRLM1	3	0Ohm	4	RN3203B	L_TRLM1
L_TRLM3	5	0Ohm	6	RN3203C	L_TRLM3
L_TRLP3	7	0Ohm	8	RN3203D	L_TRLP3

# MDC




Close R4004 to CON4004

12G161200120







<Variant Name>






HDD\_CSEL : Pull-Down HDD as Master




# SATA HDD





12G16050044B


# PATA HDD



ODD\_CSEL : Pull-Up, CDROM as Slave, Pull-Down, CDROM as Master



12G161210508



# CD-ROM








<Variant Names>

**Title : HDD & CDROM**

ASUSTek COMPUTER INC Engineer: **Marco Chen**


Size	Project Name	Rev
Custom	<b>A6Jc</b>	2.1


Date: Thursday, January 19, 2006 Sheet 33 of 63



<Variant Names>

		Title : RESET CIRCUITS	
<OrgName>		Engineer: <b>Marco Chen</b>	
Size	Project Name		Rev
Custom	<b>A6Jc</b>		2.1
Date: Thursday, January 19, 2006		Sheet	34 of 63














MDIO00 -> SD Card Detect  
MDIO01 -> MS Card Detect  
MDIO02 -> XD Card Enable  
MDIO03 -> SD Write Protect / XD Card Ready/Busy#  
MDIO04 -> SD/MS/XD Card Power0 Control  
MDIO05 -> XD Card Write Protect  
MDIO06 -> SD/MSXD LED  
MDIO07 -> SD/MS External Clock  
MDIO08 -> SD Command/MS Bus State / XD Card Write Enable  
MDIO09 -> SD/MS Clock / XD Card Read Enable  
MDIO10 -> SD/MS/XD Data 0  
MDIO11 -> SD/MS/XD Data 1  
MDIO12 -> SD/MS/XD Data 2  
MDIO13 -> SD/MS/XD Data 3  
MDIO14 -> XD Data 4  
MDIO15 -> XD Data 5  
MDIO16 -> XD Data 6  
MDIO17 -> XD Data 7  
MDIO18 -> XD Card Command Latch  
MDIO19 -> XD Card Address Latch




GBRST# POWER SEQ  
+3V ==> (GBRST#/CB\_HWSUSP#) ==> PCIRST#  
H/W SUSPEND# POWER SEQ :  
SUSPEND : CB\_HWSUSP# LO=> PCIRST# HI=> +3VS OF  
RESUME : +3VS ON => PCIRST# HI=> CB\_HWSUSP# HI

UDIO03 H : Enable SD  
UDIO04 H : Enable MS  
VPPEN0 H : Enable XD






1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm




Place as close to card reader socket as possible

Layout: SHIELD GND




<Variant Name>


<b>ASUS</b>		<b>Title : MINICARD (Golan)</b>	
ASUSTek COMPUTER INC		Engineer: <b>Marco Chen</b>	
Size	Project Name		Rev
Custom	<b>A6Jc</b>		2.1
Date: Thursday, January 19, 2006		Sheet	39 of 63




Co-layout L4008 with RN4001



Co-layout L4003 with RN4002






Co-layout L4005 with RN4003



Co-layout L4007 with RN4004

4P2R array resister  
co-layout with comman choke





<Variant Name>


		Title : USB CONN X 4	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	A6Jc		2.1
Date: Thursday, January 19, 2006	Sheet	40	of 63





## BT ON/OFF Control





## Bluetooth Module




<b>ASUS</b>		<b>Title : Blue Tooth</b>	
ASUSTek COMPUTER INC		Engineer: <b>Marco Chen</b>	
Size	Project Name		Rev
Custom	<b>A6Jc</b>		2.1
Date: Thursday, January 19, 2006		Sheet	41 of 63




PLCC32 Socket Part Number : 12-043000323  
 SST FWH/LPC Part Number : 05G00101712L(燒)




<Variant Names>










**TPM Module CON**




# Adaptor IN Circuit




# BATTERY IN CIRCUIT



### FBA CMD/ADDR Termination



### FBC CMD/ADDR Termination




<Variant Name>

		<b>Title :</b> G73M-Termination	
<OrgName>		<b>Engineer:</b> Charles Lee	
Size	Project Name	Rev	
Custom	<b>A6Jc</b>	2.1	
Date: Thursday, January 19, 2006		Sheet	46 of 63

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x ( D2 )	ICS954310
ICH7-M	SO-DIMM 0	1010000x ( A0 )	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x ( A4 )	DDR SOCKET2
ICH7-M	Thermal Sensor	0101110x ( 5C )	ADT7463 (Optinal)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D

<Variant Name>

		<b>Title :</b> SYSTEM	
ASUSTeK COMPUTER INC		<b>Engineer:</b> Marco Chen	
Size	Project Name		Rev
Custom	<b>A6Jc</b>		2.1
Date: Thursday, January 19, 2006		Sheet	47 of 63

R1.0 -> R1.1

1. Page2: Add test points T215 and T216 for H\_ADS# and H\_CPURST#
2. Page4: Modify FAN solution from DA to PWM and change R-C delay timing.
  - A. Mount R416 and DNI R415
  - B. Change C404 to 1uF
3. Page4: Connect +3VS\_FAN(R419\*3.3K ohm and R420\*2.2K ohm 分壓 from +V5S\_FAN) to U401.3 because FAN\_DA level is 3V and FAN\_PWM# is open-drain, change pull-up to +3VS and U401.3 level shift from 5V to 3V
4. Page4: Add pull-down resistor R418\*10M ohm to protect noise when power-on
5. Page5: Add (R579\*33 ohm and C529\*10pF) for TPM PCI 33MHz clock
6. Page5: Change R531 from 10 ohm to 22ohm to eliminate swing.
7. Page5: DNI R510 to disable ITP enable.
8. Page7: Delete R715 because it duplicate with R529.
9. Page9: Change L905 to P/N:09G012030000 and L905 to P/N:09G013120409 because +1.5VS\_PCIE consume about 1.3A and +1.5VS\_3GPLL consume 200mA only.
10. Page13: VGA\_GPIOS add pull-up 10K ohm to +3VS for ATI recommendation.
11. Page13: DNI R1320 and mount R1321 to change back light enable from DC level to PWM and meet VBIOS support.
12. Page13: Add R1343\*0 ohm for reserving bead to ground.
13. Page15: Change L1504.2 to connect from +VGA\_VCORE to +1.2VSP for ATI recommendation.
14. Page15: Change bead L1506 from 120ohm/100Mhz to 300ohm/100Mhz type.
15. Page19: Add bead L1913 between TV\_GND and GND.
16. Page23: Change High Definition damping resistors\*R2312, R2314, R2316, R2318, R2320, R2322, R2324, R2325 from 22 ohm to 39 ohm for reducing reflection.
17. Page29: Add Line-in solution, please commt Black 2.
18. Page31, 32: Change LAN chip from Marvell 88E8053 to Realtek RTL8111B.
19. Page34: Add Q3401 and R3414 to replace U3402B.
20. Page34,35: Modify reset circuits to meet Intel specification, please commt Black 3.
21. Page35,43 : DNI R4312 and change R3509 from 4.7M ohm to 2.2 M ohm to short SWDJ\_EN# detected to 2seconds for BIOS requirement and add INIT# solution(please comment Block 7).
22. Page37: Change R3706 from 10K ohm to 100K ohm to enlarge R-C delay time.
23. Page39: Reserve R3905 to PLT\_RSTNS# Wire-Or with PLT\_RST#\_BUF.
24. Page41: Short CON4101.1 and CON4101.2 and delete R4105, R4104, and C4103 because no timing issue between power and enable signal.
25. Page42: Delete D4201 and DNI R4202 because no power loss issue exist.
26. Page43: Modify S4 stretch circuits, please comment Block 4.
27. Page44: Add TPM connector.
28. Page45: Add C4508, C4509, R4506 and R4507 for EMI requirment.
29. Page42: Change CON4202.1 and CON4202.3 power from +3VSUS to +3V.
30. Page18: Change L1806.2 power from AC\_BAT\_SYS to AC\_BAT\_SYS\_CPU for EMI requirement.
31. Page7: Change from VRM\_PWRGD to ICH7\_PWROK to enable MCH\_PWROK for Intel requirement(Mount R721 and DNI R722).

32. Page23,34: Change thermal-trip solution.

- A. Mount R2315 and DNI R4507
- B. Remove the circuits.(please comment Block 5)
- C. Mount thermal protection circuits.(please comment Block 6)

33. Page5, 23, 37: Change capacitor values for TXC recommendations(C513,C514 from 33pF to 27pF, C2302, C2304 from 12pF to 22pF ,Change X3701 to 07G010S22450\*30 ppm and C3725 and C3726 to 22pf).

34. Page15, 47: Add Back Bias circuits for ATI recommendations.

35. Page5, 23, 33: Add SATA circuits for OEM requirement.

36. Page12: Remove R1205 for ATI recommendations.

37. Page39: Reserve R-C to tune waveform quanlity.(R3906,R3907,C3911,C3912)

38. Page41: Reserve R4104, R4105, R4106 to modify enable blue tooth solution.

R1.1 -> R2.0

1. Page4, 34: Add power limit solution and change thermal protection solution.

- A. Add R421\*0 ohm and connect to H\_PROCHOT\_S#
- B. DNI R417\*0 ohm
- C. Add R422\*0 ohm and connect to OVERTEMP# that is wire-or with FORCE\_OFF#.
- D. DNI OTP solution.

2. Page15: Add BBIAS\_CNTRL pull-down resistor R1508\*10K ohm to GND.

3. Page19: Modify parts (D1912 and F1901).

4. Page24: Add 3 pcs decoupling CAPS(C2410, C2411, C2412) to short return path because PCI Bus(IN1) reference +1.8VS(Vcc).

5. Page25, 44: Add BT\_LED solution to co-layout with Scroll Lock for Epson requirement.

6. Page27: Change R2704 from 0 ohm to 150 ohm.

7. Page27: Change R2707 from 47K ohm to 332K ohm.

8. Page27, 28: Add MUTE\_POP# solution for Epson requirements. Please comment PR BLOCK 1.

9. Page30: Add LID switch solution.

- A. Change BAT\_SEL# push-pull resistor from +3V to GND.
- B. DNI Q3002\*2N7002.

10. Page31: Change LAN chip reset signal from PLT\_RSTNS# to PCI\_RST#. (Mount R3107 and DNI R3106).

11. Page35: Change KBCRSM solution to connect to PM\_PWRBTN# directly, please comment PR BLOCK 2.

12. Page36: Change CARDBUS chip reset signal from PLT\_RST#\_BUF to PLT\_RST#. (Mount R3618 and DNI R3617).

13. Page39: Add WLAN\_LED# pull-high resistor R3908\*100K ohm to solve LED was lighted when miniCARD was un-plug in.

<Variant Name>

		Title : History (1)
ASUSTek COMPUTER INC		Engineer: Marco Chen
Size	Project Name	Rev
Custom	A6Jc	2.1
Date: Thursday, January 19, 2006	Sheet 48 of 63	



14. Page40: Remove L4003, L4005, L4007, L4008 for EMI requirement.
15. Page43: Mount R4301\*100K ohm to avoid PWR\_SW# is floating.
16. Page43: Mount R4327\*10K ohm to fix DJ\_LED light soon issue when power on.

VGA NV G72M-V R1.0 -> R1.1

1. Page15: Change R1507 from 121 ohm to 0 ohm and Remove R1511 for SSC 3.3V requirement.
2. Page13: Change VRAM CLK Terminators R1303, R1304 from 120 ohm to 100 ohm for NV recommendation.
3. Page14: Change VRAM CLK Terminators R1402, R1403 from 120 ohm to 100 ohm for NV recommendation.
4. Page16: Change DACX\_RSET R1605, R1607 to 124 ohm and remove R1604, R1606 for NV recommendation.
5. Page17: Mount 3GIO\_PADCFG R1720 and DNI R1721 for NV recommendation.
6. Page17: Change RNL701 from 4R8P 0603 to 4R8P 0402 for BOM issue
7. Page19: Change D1913 from LM385M3 to BAV99.
8. Page19: Change L1901, L1905, L1906 to 180NH.
9. Page43: DJ\_LED# Pull high to +3V via R4327 10Kohm.
10. Page35: Add D3509 (DNI) in parallel to R3532 for C3506 discharge path.
11. Page34: Change U3404 RN5VD to CMOS Topology and R3402(DNI).
12. Page04: Change R420 from 22K ohm to 10K ohm and change R419 from 33K ohm to 20K ohm for Volt divide.
13. Page43 :DNI C4306.
14. Page05: Change R519,R546 from 1 ohm to 2.7 ohm.
15. Page27: Change CE2701 from 47uF to 22uF and rename to C2727.
16. Page32: Change CE3301, CE3302 from 47uF to 22uF and rename to C3314, C3315.
17. Page17: Add U3003, Q3008(DNI) for 4S1P Battery detected.
18. Page23: Change X2301 to PN:07G010303270.
19. Page31: Change X3101 to PN:07G010S22500 for cost issue.
20. Page37: Change con3701 footprint to "nb\_pcmcia\_84p\_6hold\_a3n\_lf2" for factory issue.
21. Page45: Change H4506, H4515, H4520, H4521 footprint to "nb\_smt\_nut\_e40m20\_lf2" for factory issue.
22. Page43: WLAN\_LED# Pull-high to +3VS via R4328.
23. Page29: Change U2902 to PN 06G010147010.
24. Page14: Add R1415 and DNI L1403 for NV recommendation.
25. Page28: Change R2832 from 10K to 100K and R2806(DNI).
26. Page27: Change R2704 from 0 ohm to 100ohm.
27. Page35: Change R3509 from 2.2M ohm to 1Mohm and C3504 change from 1uF to 4.7uF.
28. Page31: Change R3106 DNI and R3107 stuff .
29. Page27: Change R2707 from 47k ohm to 332K ohm.
30. Page43:Mount R4301
31. Page35: Modify KBCRSM Circuit.
32. Page30:Add D3003 and C3007.


VGA NV G72M-V R1.1 -> R2.0

1. Page19: Change L1901, L1905, L1906 to 09G013120409 120ohm/100MHz.
2. Page31: Change C3133,C3134 from 22PF to 27PF.
3. Page46: Change ChipResistor RN4607~RN4612 to Single Resistor R4607 ~ R4630.
4. Page45: Change C4509 from 10uF to 2.2uF.
5. Page19: Change R1910 from 33Kohm to 47Kohm for BOM reduction.
6. Page15: Change R1501 from 71.5ohm to 81.6ohm for BOM reduction.
7. Page25: Add R2550 ,R 2553, R2555 for BT\_ON.
8. Page14: Mount R1414 for NV recommendation.

C2827	MLCC 2.2UF/10V(0603)Y5V+80-20%	-->	MLCC 2.2UF/6.3V(0603)X5R 10%
C3007	CAP 2.2UF/6.3V(0603) Y5V (225)	-->	MLCC 2.2UF/6.3V(0603)X5R 10%
C3503	MLCC 2.2UF/6.3V(0603)Y5V+80-20	-->	MLCC 2.2UF/6.3V(0603)X5R 10%
C3506	MLCC 2.2UF/6.3V(0603)Y5V+80-20	-->	MLCC 2.2UF/6.3V(0603)X5R 10%
C3502	MLCC 4.7UF/6.3V(0805) X5R 20%	-->	MLCC 4.7U/6.3V(0805) X7R 10%
C3405	MLCC 2.2UF/6.3V(0603)X5R 10%		不變
C3411	MLCC 0.22UF/10V(0603)X7R 10%		不變
C3504	MLCC 4.7UF/6.3V(0603)X5R 10%		不變

<Variant Name>

		Title : History(2)	
<OrgName>		Engineer: Marco Chen	
Size Custom	Project Name A6Jc	Rev 2.1	
Date: Thursday, January 19, 2006		Sheet	49 of 63




C5028 & C5029 for transient response

Close to Phase 1 Inductor

Close to Pin 18

R5049 for load line

<Variant Name>






**Title :** POWER\_VCORE




**Engineer:** Charise/Mia


<OrgName>

Size	Project Name	Rev
Custom	A6JC	2.1



Date: Thursday, January 19, 2006 Sheet 50 of 63









**+3VAO**




**+2.5VS**






Model	VGA	+VGA_CORE	R5506	R5507	R5510
A6JC	G72M-V	1.0V	0	100K	@
A6JM	G73M	1.1V	10K	100K	@



+1.2VSP



<Variant Name>

		Title : POWER_VGA_+1.2VSP	
<OrgName>		Engineer: Charlse/Mia	
Size	Project Name	Rev	
Custom	A6JC	2.1	
Date:	Thursday, January 19, 2006	Sheet	56 of 63




TOTAL POWER=65W  
-->3.42A


BATSEL_2P# = "H" ( 1P )			
BAT capacity	R5712	VICTL(V)	ICHG(A)
200mAH	41.2K	1.8976	1.39
220mAH	52.3K	2.0989	1.537
240mAH	66.5K	2.2918	1.679
260mAH	86.6K	2.4871	1.822

Charge Current Ichg =  
[0.075V/Rsense(CHG)]/[VCLS/4.096V]  
Rsense(CHG)=0.025 ohm  
VICTL=3.4632V => Ichg = 2.53A



**Adaptor error circuit for 4S battery**






**Power Limit Circuit**




**PRE CHARGE CIRCUIT**  
Pre-charge voltage 12.6V




# PIC16F57




### BATTERY IN DETECT




### ADAPTER IN DETECT




### +5VLCM, +5VCHG & +2.5VREF





## BATTERY A/D\_SD# (OVP)






## POWER GOOD DETECTOR



SUSC#\_PWR POWER





SUSB#\_PWR POWER



Placement near to Q6108

<Variant Name>		<b>ASUS</b>		<b>Title : POWER_LOAD SWITCH</b>	
<OrgName>		Project Name		Engineer: <b>Charlse/Mia</b>	
Size		A6JC		Rev 2.1	
Date: Thursday, January 19, 2006		Sheet 61 of 63			





**FOR POWER TEST**

