


A3H CONTEXT

- 01_BLOCK DIAGRAM
- 02_REVISION LIST
- 03_DOYHAN CPU(1)
- 04_DOTHAN CPU(2)
- 05_THERMAL SENSOR,FAN
- 06_ALVISO GMCH(1)
- 07_ALVISO PCIE(2)
- 08_ALVISO DDR SLOT(3)
- 09_ALVISO POWER(4)
- 10_ALVISO GND(5)
- 11_GMCH STRAPPING/LVDS TRANS
- 12_ICH6M SATA,LPC,IDE(1)
- 13_ICH6M USB,PCI/E,PMIO(2)
- 14_ICH6M PWR,GND(3)
- 15_CRT&TV OUT CONN
- 16_LVDS&INVERTER(CAMERA,WLAN)
- 17_DDR2_SODIMM 0
- 18_DDR2_SODIMM 1
- 19_DDR2 ADDRESS TERMINATION
- 20_CLOCK GEN ICS954213
- 21_IT8510E
- 22_FWH,SIO,SIR
- 23_AZALIA ALC880
- 24_AMPLIFIER 2 CHANNEL
- 25_MIC,LINE-IN JACK
- 26_MINI-PCI
- 27_LAN RTL8100CL
- 28_RJ11/45,MDC,PRN
- 29_PCI CARDBUS R5C841
- 30_PCI PCMCIA SOCKET A
- 31_PCI IEEE1394A,3IN1 CON
- 32_HDD CONNECTOR
- 33_Q/SW,CD-ROM CONNECTOR
- 34_USB CONNECTOR
- 35_DJ BOARD/SW/TP
- 36_STARTUP CIRCUIT(1)
- 37_STARTUP CIRCUIT(2)
- 38_VCORE
- 39_SYSTEM(3V,5V)
- 40_2.5V,1.5V,1.8V,1.05V
- 41_VCCA,DDR2(0.9V)
- 42_PIC/BAT CONN/PWOK/THERM PT
- 43_CHARGE
- 44_BATLOW/SD#
- 45_LOAD SWITCH
- 46_POWER ON SEQUENCE
- 47_POWER FLOW CHART
- 48_SYSTEM RESOURCE
- 49_POWER FLOW DIAGRAM
- 50_HISTORY



REVISION LIST

POWER INTERFACE

SIGNALS TYPE POWER

PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
VRON	O	+3.3V
PM_DPRSLPVR	O	+3.3V
CPU_STP#	O	+3.3V
RST_BTN#	O	+3.3V
CLK_EN#	I	+3.3V
DELAY_VR_PWRGD	I	+3.3V
OTP_RESET#	I	+3.3V
SHUT_DOWN#	I	+3.3V
BAT_LEARN	I	+3.3V
BAT_LLOW#_OC	I	+3.3V
BAT_IN#_OC	I	+3.3V
CHG_EN#	I	+3.3V
CHG_FULL_OC	I	+3.3V
CHG_LED_UP	I	+3.3V
SMCLK_BAT1	IO	+3.3V
SMDATA_BAT1	IO	+3.3V
SUSB#	O	+3.3V
SUSC#	O	+3.3V
1.8V_PWRGD	I	+3.3V
1.5VS_PWRGD	I	+3.3V
VSUS_ON	O	+3.3V
ACIN_OC	I	+3.3V
ACIN#	I	AC_BAT_SYS
+3VA	PWR	+3.3V
+5VA	PWR	+5V
+5VLCM	PWR	+5VLCM
A/D_DOCK_IN	PWR	DC
AC_BAT_SYS	PWR	DC

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.77V	27A
+VCCP	1.05 - 1.2V	3.95A
+VCC_GMCH	1.05V	4.12A
+0.9VS	1.25V	0.85A
+1.5VS	1.5V	4.33A
+1.5V	1.5V	300 mA
+1.5VSUS	1.5V	270 mA
+1.8V	1.8V	6.68A
+2.5VS	2.5V	0.3 A
+3VS	3.3V	1.732A
+3V	3.3V	1.515A
+3VSUS	3.3V	540 mA
+5VS	5V	4.1A
+5V	5V	0.5A
+5VSUS	5V	0.5A
+12V	12V	0.25A
+12VS	12V	0.25A

IMPEDENCE

Single-Ended

<u>27.4 OHM WIDTH</u>
TOP/BOT 18 mils
<u>37.5 OHM WIDTH</u>
TOP/BOT 11 mils
IN1/IN2 9.5 mils
<u>42 OHM WIDTH</u>
TOP/BOT 9 mils
IN1/IN2 7.5 mils
<u>50 OHM WIDTH</u>
TOP/BOT 6 mils
IN1/IN2 5 mils
<u>55 OHM WIDTH</u>
TOP/BOT 5.5 mils
IN1/IN2 4.5 mils
<u>75 OHM WIDTH</u>
TOP/BOT 4 mils
IN1/IN3 3.5 mils
<u>70 OHM WIDTH/SPACE</u>
TOP/BOT 9 mils/ 4 mils
IN1/IN2 7.5 mils/ 4 mils
<u>85 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils
<u>90 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils
<u>100 OHM WIDTH/SPACE</u>
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils
<u>110 OHM WIDTH/SPACE</u>
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

Differential

<u>70 OHM WIDTH/SPACE</u>
TOP/BOT 9 mils/ 4 mils
IN1/IN2 7.5 mils/ 4 mils
<u>85 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 4 mils
IN1/IN2 4.5 mils/ 4 mils
<u>90 OHM WIDTH/SPACE</u>
TOP/BOT 5.5 mils/ 5 mils
IN1/IN2 4.5 mils/ 5 mils
<u>100 OHM WIDTH/SPACE</u>
TOP/BOT 6 mils/ 11 mils
IN1/IN2 5 mils/ 12 mils
<u>110 OHM WIDTH/SPACE</u>
TOP/BOT 5 mils/ 13 mils
IN1/IN2 4 mils/ 12 mils

PCI INTERFACE

PCI_REQ#

MINIPCI	PCI_REQ#3
10/100	PCI_REQ#2
CB&1394	PCI_REQ#1

IDSEL

MINIPCI	PCI_AD19
10/100	PCI_AD16
CB&1394	PCI_AD17

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 GND
- L3 IN1
- L4 IN2
- L5 GND
- L6 BOT

PAGE 38

SIGNAL	IN:	VR_VID[0..5] PM_DPRSLPVR STP_CPU# PM_PSI# CPU_VRON MCH_OK
	OUT:	DELAY_VR_PWRGD CLK_PWR_GD#
POWER	IN:	AC_BAT_SYS +5VO +3VO
	OUT:	+VCORE

PAGE 39

SIGNAL	IN:	SUSC#_PWR VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+12VO +3VO +5VO



PAGE 40

SIGNAL	IN:	SUSB#_PWR SUSC#_PWR CPU_VRON
POWER	IN:	AC_BAT_SYS +5VO
	OUT:	+1.8V +1.5VS +2.5VS +VCC_GMCH_CORE +5VALWAYS +3VALWAYS +VCCP

PAGE 41


SIGNAL	IN:	SUSB#_PWR
POWER	IN:	+3V +1.8V
	OUT:	+0.9VS

		Title : REVISION LIST	
ASUSTeK COMPUTER INC		Engineer: Howard Tu	
Size	Project Name		Rev
Custom	A3H		1.0
Date: Thursday, June 30, 2005	Sheet	2	of 54





Layout note:
 COMP0 and COMP2 need to be Zo=27.4ohm traces.
 Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias.
 Traces should be shorter than 0.5". Refer to latest CS layout

COMP1, COMP3 should be routed as Zo=55ohm traces shorter than 0.5"



Dothan FSB533			
Min	Typ	Max	
VCCA	1.425V	1.5V	1.575V
ICCA			
Min	Typ	Max	
			120mA


B-STEP			
Bclk	FSB	BSEL1	BSEL0
100	400	0	1
133	533	0	0



ASUS Title : **DOTHAN CPU (1)**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**

Size	Project Name	Rev
Custom	A3H	1.0

Date: Thursday, June 30, 2005 Sheet 3 of 54




Dothan FSB533			
LFM	TYP	HFM	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	



MOBILE DOTHAN VID TABLE

VID[5..0]	Voltage	VID[5..0]	Voltage
000000	1.708V	100000	1.196V
000001	1.692V	100001	1.180V
000010	1.676V	100010	1.164V
000011	1.660V	100011	1.148V
000100	1.644V	100100	1.132V
000101	1.628V	100101	1.116V
000110	1.612V	100110	1.100V
000111	1.596V	100111	1.084V
001000	1.580V	101000	1.068V
001001	1.564V	101001	1.052V
001010	1.548V	101010	1.036V
001011	1.532V	101011	1.020V
001100	1.516V	101100	1.004V
001101	1.500V	101101	0.988V
001110	1.484V	101110	0.972V
001111	1.468V	101111	0.956V
010000	1.452V	110000	0.940V
010001	1.436V	110001	0.924V
010010	1.420V	110010	0.908V
010011	1.404V	110011	0.892V
010100	1.388V	110100	0.876V
010101	1.372V	110101	0.860V
010110	1.356V	110110	0.844V
010111	1.340V	110111	0.828V
011000	1.324V	111000	0.812V
011001	1.308V	111001	0.796V
011010	1.292V	111010	0.780V
011011	1.276V	111011	0.764V
011100	1.260V	111100	0.748V
011101	1.244V	111101	0.732V
011110	1.228V	111110	0.716V
011111	1.212V	111111	0.700V

Dothan FSB533			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
ICC		2.5A	



+VCCP (CPU) Decoupling Capacitor (Place near CPU)



For EMI



ASUS Title : **DOTHAN CPU (2)**
 ASUSTek COMPUTER INC Engineer: **Howard Tu**
 Size Project Name
 Custom **A3H** Rev 1.0
 Date: Thursday, June 30, 2005 Sheet 4 of 54

Fan Speed Control CPU FAN

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.

Route H_THERMDA and H_THERMDC on the same layer

- OTHER SIGNALS
- 12 mils
- =====GND
- 10 mils
- =====H_THERMDA(10 mils)
- 10 mils
- =====H_THERMDC(10 mils)
- 10 mils
- =====GND
- 12 mils
- OTHER SIGNALS


Avoid BPSB,Power

CPU VCORE Decoupling Capacitor




- Mid Frequency Decoupling (Place around Processor)
- High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R
- +VCORE Bulk Decoupling


Four 200 uF are located in IMVP4












Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58



In OrcAD circuit,ALVISO PM P/N :02-010002600
But we have to use ALVISO GM P/N : 02-010002610 in BOM list





Near Alviso 0.5" ← → Near CRT Bead 0.5"



Layout Note: Route as short as possible.

- T63 0 1 TPC281 TP_SMCK2
- T57 0 1 TPC281 TP_SMCK5
- T58 0 1 TPC281 TP_SMCK#2
- T54 0 1 TPC281 TP_SMCK#5


ASUS Title : Alviso GMCH (2)
 ASUSTek COMPUTER INC Engineer: Howard Tu
 Size Project Name
 Custom A3H
 Date: Thursday, June 30, 2005 Sheet 7 of 54



Layout Note: VssA_CRTDAC
Route caps within 250mil of
Alviso. Route FB within 3" of
Alviso.

Route VssA_CRTDAC GND
from GMCH to decoupling
cap ground lead and then
connect to the gnd plane

Alviso Core			
	Min	Typ	Max
VCC	1V	1.05V	1.1V
ICC	Min	Typ	Max
			3.7A




Note: All VCCSM pins
shorted internally.

Note: All VCCSM pins
shorted internally.

DDR2-1.8V(2 Slot)
1.7V/1.8V/1.9V
/ / 2.4A

Route VssATVGB GND
from GMCH to decoupling
cap ground lead and then
connect to the gnd plane

		Title : Alviso GMCH (4)	
ASUSTek COMPUTER INC		Engineer: <i>Howard Tu</i>	
Size Custom	Project Name A3H	Rev 1.0	
Date: Thursday, June 30, 2005	Sheet	9	of 54



VSSA

NCTF

- VSSALVDS
- AL24
 - AN24
 - VSS266
 - VSS265
 - VSS264
 - CG3
 - LD6
 - VSS263
 - VSS268
 - VSS267
 - E27
 - VSS259
 - VSS128
 - G27
 - VSS127
 - W27
 - VSS126
 - AR27
 - VSS125
 - AF27
 - VSS124
 - AG27
 - VSS123
 - AI27
 - VSS122
 - VSS121
 - W28
 - VSS120
 - E28
 - VSS119
 - AA28
 - VSS118
 - AB28
 - VSS116
 - AC28
 - VSS114
 - AD28
 - VSS113
 - E29
 - VSS112
 - F29
 - VSS111
 - G29
 - VSS110
 - VSS109
 - H29
 - VSS108
 - I29
 - VSS107
 - U29
 - VSS106
 - V29
 - VSS104
 - V29
 - VSS103
 - AA29
 - VSS102
 - AB29
 - VSS101
 - AI29
 - VSS99
 - AM29
 - VSS98
 - C30
 - VSS97
 - Y30
 - VSS96
 - AE30
 - VSS95
 - AC30
 - VSS94
 - AE30
 - VSS92
 - AF30
 - VSS91
 - DI31
 - VSS90
 - E31
 - VSS89
 - CG31
 - VSS88
 - H31
 - VSS87
 - JK31
 - VSS86
 - JK31
 - VSS85
 - KK31
 - VSS84
 - LL31
 - VSS83
 - MM31
 - VSS82
 - PP31
 - VSS81
 - RR31
 - VSS80
 - TT31
 - VSS79
 - UU31
 - VSS78
 - WW31
 - VSS77
 - AA31
 - VSS76
 - AA31
 - VSS75
 - AA31
 - VSS74
 - AA31
 - VSS73
 - AA31
 - VSS72
 - AA31
 - VSS71
 - Y32
 - VSS70
 - AA32
 - VSS69
 - AA32
 - VSS68
 - AA32
 - VSS67
 - AA32
 - VSS66
 - AA32
 - VSS65
 - AA32
 - VSS64
 - AA32
 - VSS63
 - AA32
 - VSS62
 - AA32
 - VSS61
 - AA32
 - VSS60
 - AA32
 - VSS59
 - AA32
 - VSS58
 - AA32
 - VSS57
 - AA32
 - VSS56
 - AA32
 - VSS55
 - AA32
 - VSS54
 - AA32
 - VSS53
 - AA32
 - VSS52
 - AA32
 - VSS51
 - AA32
 - VSS50
 - AA32
 - VSS49
 - AA32
 - VSS48
 - AA32
 - VSS47
 - AA32
 - VSS46
 - AA32
 - VSS45
 - AA32
 - VSS44
 - AA32
 - VSS43
 - AA32
 - VSS42
 - AA32
 - VSS41
 - AA32
 - VSS40
 - AA32
 - VSS39
 - AA32
 - VSS38
 - AA32
 - VSS37
 - AA32
 - VSS36
 - AA32
 - VSS35
 - AA32
 - VSS34
 - AA32
 - VSS33
 - AA32
 - VSS32
 - AA32
 - VSS31
 - AA32
 - VSS30
 - AA32
 - VSS29
 - AA32
 - VSS28
 - AA32
 - VSS27
 - AA32
 - VSS26
 - AA32
 - VSS25
 - AA32
 - VSS24
 - AA32
 - VSS23
 - AA32
 - VSS22
 - AA32
 - VSS21
 - AA32
 - VSS20
 - AA32
 - VSS19
 - AA32
 - VSS18
 - AA32
 - VSS17
 - AA32
 - VSS16
 - AA32
 - VSS15
 - AA32
 - VSS14
 - AA32
 - VSS13
 - AA32
 - VSS12
 - AA32
 - VSS11
 - AA32
 - VSS10
 - AA32
 - VSS9
 - AA32
 - VSS8
 - AA32
 - VSS7
 - AA32
 - VSS6
 - AA32
 - VSS5
 - AA32
 - VSS4
 - AA32
 - VSS3
 - AA32
 - VSS2
 - AA32
 - VSS1
 - AA32
 - VSS0
 - AA32

U36H
ALVISO_BGA1257

- +1.8V_DDR
- +VCCP
- +VCC_GMCH_CORE


- NCTF
- AB12
 - AC12
 - VCCSM_NCTF31
 - VCCSM_NCTF30
 - AD12
 - VCCSM_NCTF29
 - AC13
 - VCCSM_NCTF28
 - AD13
 - VCCSM_NCTF27
 - AC14
 - VCCSM_NCTF26
 - AD14
 - VCCSM_NCTF25
 - AC15
 - VCCSM_NCTF24
 - AD15
 - VCCSM_NCTF23
 - AC16
 - VCCSM_NCTF22
 - AD16
 - VCCSM_NCTF21
 - AC17
 - VCCSM_NCTF20
 - AD17
 - VCCSM_NCTF19
 - AC18
 - VCCSM_NCTF18
 - AD18
 - VCCSM_NCTF17
 - AC19
 - VCCSM_NCTF16
 - AD19
 - VCCSM_NCTF15
 - AC20
 - VCCSM_NCTF14
 - AD20
 - VCCSM_NCTF13
 - AC21
 - VCCSM_NCTF12
 - AD21
 - VCCSM_NCTF11
 - AC22
 - VCCSM_NCTF10
 - AD22
 - VCCSM_NCTF9
 - AC23
 - VCCSM_NCTF8
 - AD23
 - VCCSM_NCTF7
 - AC24
 - VCCSM_NCTF6
 - AD24
 - VCCSM_NCTF5
 - AC25
 - VCCSM_NCTF4
 - AD25
 - VCCSM_NCTF3
 - AC26
 - VCCSM_NCTF2
 - AD26
 - VCCSM_NCTF1
 - AC28
 - VCCSM_NCTF0
 - AD28
 - VCC_NCTF78
 - L17
 - VCC_NCTF77
 - M17
 - VCC_NCTF76
 - P17
 - VCC_NCTF75
 - T17
 - VCC_NCTF74
 - U17
 - VCC_NCTF73
 - W17
 - VCC_NCTF72
 - X17
 - VCC_NCTF71
 - L18
 - VCC_NCTF70
 - M18
 - VCC_NCTF69
 - P18
 - VCC_NCTF68
 - T18
 - VCC_NCTF67
 - U18
 - VCC_NCTF66
 - X18
 - VCC_NCTF65
 - L19
 - VCC_NCTF64
 - M19
 - VCC_NCTF63
 - P19
 - VCC_NCTF62
 - T19
 - VCC_NCTF61
 - U19
 - VCC_NCTF60
 - X19
 - VCC_NCTF59
 - L20
 - VCC_NCTF58
 - M20
 - VCC_NCTF57
 - P20
 - VCC_NCTF56
 - T20
 - VCC_NCTF55
 - U20
 - VCC_NCTF54
 - X20
 - VCC_NCTF53
 - L21
 - VCC_NCTF52
 - M21
 - VCC_NCTF51
 - P21
 - VCC_NCTF50
 - T21
 - VCC_NCTF49
 - U21
 - VCC_NCTF48
 - X21
 - VCC_NCTF47
 - L22
 - VCC_NCTF46
 - M22
 - VCC_NCTF45
 - P22
 - VCC_NCTF44
 - T22
 - VCC_NCTF43
 - U22
 - VCC_NCTF42
 - X22
 - VCC_NCTF41
 - L23
 - VCC_NCTF40
 - M23
 - VCC_NCTF39
 - P23
 - VCC_NCTF38
 - T23
 - VCC_NCTF37
 - U23
 - VCC_NCTF36
 - X23
 - VCC_NCTF35
 - L24
 - VCC_NCTF34
 - M24
 - VCC_NCTF33
 - P24
 - VCC_NCTF32
 - T24
 - VCC_NCTF31
 - U24
 - VCC_NCTF30
 - X24
 - VCC_NCTF29
 - L25
 - VCC_NCTF28
 - M25
 - VCC_NCTF27
 - P25
 - VCC_NCTF26
 - T25
 - VCC_NCTF25
 - U25
 - VCC_NCTF24
 - X25
 - VCC_NCTF23
 - L26
 - VCC_NCTF22
 - M26
 - VCC_NCTF21
 - P26
 - VCC_NCTF20
 - T26
 - VCC_NCTF19
 - U26
 - VCC_NCTF18
 - X26
 - VCC_NCTF17
 - L27
 - VCC_NCTF16
 - M27
 - VCC_NCTF15
 - P27
 - VCC_NCTF14
 - T27
 - VCC_NCTF13
 - U27
 - VCC_NCTF12
 - X27
 - VCC_NCTF11
 - L28
 - VCC_NCTF10
 - M28
 - VCC_NCTF9
 - P28
 - VCC_NCTF8
 - T28
 - VCC_NCTF7
 - U28
 - VCC_NCTF6
 - X28
 - VCC_NCTF5
 - L29
 - VCC_NCTF4
 - M29
 - VCC_NCTF3
 - P29
 - VCC_NCTF2
 - T29
 - VCC_NCTF1
 - U29
 - VCC_NCTF0
 - X29

U36E
ALVISO_BGA1257


CFG[2:0] are HVCMOS (+2.5VS)
 CFG[17..3] have internal pullup resistors. /AGTL+(VCCP)/
 CFG[19..18] have internal pulldown resistors. /HVC MOS(+2.5VS)/
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO device present (Default)

CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)










CFG18 : VCC SELECT







LOW = 1.05V (Default)
 HIGH = 1.5V



CFG19 : VTT SELECT


LOW = 1.05V (Default)
 HIGH = 1.2V






Place 0.01uF within 100mils of ICH near pin AA19


Place 4X0.1uF Distribute near pin ICH6 Package edge




Place BOTH within 100mils of ICH near pin D27




Place 0.1uF near AG10
Place 0.1uF near E26, E27
Place 0.1uF near AG13, AG16
Place 0.1uF near A2-A6, D1-H1



Place 0.1uF within 100mils of ICH near pin AG23




LAN3 3V/VCC3.3SUS




+3VSUS


Place 0.1uF near V7








Place BOTH within 100mils of ICH near pin A17




+VCC_RTC





Place 0.1uF near U7



Place 0.1uF near AB18





Place 150uF, 3 X 0.1uF within 100mils of ICH near pin F27, P27, AB27




VCC1_5_B 1.425V/1.5V/1.575V / / 578mA



Place 150uF, 3 X 0.1uF within 100mils of ICH near pin F27, P27, AB27



VCC1_5_A 1.425V/1.5V/1.575V / / 1.77A





Place within 100mils of ICH near pin AG5








ASUS Logo Title: ICH6_M (3)

ASUSTek COMPUTER INC	Engineer: Howard Tu
Size: Custom	Project Name: A3H
Date: Thursday, June 30, 2005	Sheet 14 of 54
Rev: 1.0	




PLACE ESD Diodes near VGA port



Note: CRT_Red, CRT Green, CRT Blue are ground reference.

PLACE ESD Diodes near TV port



Rev. 1.1
SMT Issue
Change type from P/N 12-10110015L to P/N 12-101102154



LCD Backlight Control

LCD LVDS Interface



LCD Power

3V-3.6V
Full Active: 410 mA(Max. 500 mA)
3-3.6V
S0-S1M:410 mA(500 mA Max.)

Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



INVERTER Interface



USB PORT 4 for CAMERA

Pin 19 : Add a USB 2.0 Shielding
GND cable to USB module.

BIOS
ADJ_BL: KBC
output D/A
signal (adjust
voltage level)
to adjust Back
light.

BIOS
BACK_OFF#:When user push "Fn+F7"
button, BIOS active this pin to
turn off back light.




700Vrms@5 mArms
(Min. 3 mArms)6 mArms(Max. 6.5 mArms)

**A3H/A3A don't use
USB PORT 5 for WLAN**

ASUS		Title : LVDS & INVERTER	
ASUSTeK COMPUTER INC		Engineer: Howard Tu	
Size	Project Name	Rev	
Custom	A3H	1.0	
Date: Thursday, June 30, 2005		Sheet	16 of 54

For crosstalk



Change to PN: 12-02512200B




Layout Note: Place these Caps near SO DIMM 0

Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these High-Freq decoupling Caps near the GMCH




For crosstalk




Change to PN:12-02512200A





Layout Note: Place these Caps near SO DIMM 1








Layout Note: Place these Caps near SO DIMM 1





SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS






Bus	Rev	Rev	CPU	SRC	SATA	PCI
FSLC	FSLB	FSLA	MHz	MHz	MHz	MHz
0	0	0	200.00	100.00	100.00	33.33
0	1	0	133.33	100.00	100.00	33.33
0	1	0	200.00	100.00	100.00	33.33
1	0	0	133.33	100.00	100.00	33.33
1	0	0	200.00	100.00	100.00	33.33
1	1	0	400.00	100.00	100.00	33.33



PLACE termination close to source IC

- CLK_CPU_BCLK R410 1 2 49.90Ohm r0402
- CLK_CPU_BCLK# R409 1 2 49.90Ohm r0402
- CLK_MCH_BCLK R408 1 2 49.90Ohm r0402
- CLK_MCH_BCLK# R407 1 2 49.90Ohm r0402
- DREFCLK R454 1 2 49.90Ohm r0402
- DREFCLK# R453 1 2 49.90Ohm r0402
- CLK_PCIE_ICH R455 1 2 49.90Ohm r0402
- CLK_PCIE_ICH# R456 1 2 49.90Ohm r0402
- CLK_MCH_3GPLL R406 1 2 49.90Ohm r0402
- CLK_MCH_3GPLL# R405 1 2 49.90Ohm r0402
- DREFSSCLK R396 1 2 49.90Ohm r0402
- DREFSSCLK# R388 1 2 49.90Ohm r0402



R441 10K pull up to +3VS for CPUCLK2_ITP

R442 10K pull down to GND for SRC5

R91 1KOhm r0402


33PCI_F0

ASUS Title: **CLOCK GEN**

ASUSTek COMPUTER INC Engineer: **Howard Tu**

Size	Project Name	Rev
Custom	A3H	1.0

Date: Thursday, June 30, 2005 Sheet 20 of 54







	JP	UK	US
KID1	H	H	L
KID2	L	H	L

Cload=12.5PF
close to EC
start up time : 750ms

Change threshold = 2.9V









$$tD = 0.69 \times 10^{-6} \times C \times D \text{ pin sec} = 690 \text{ ms}$$








INTMIC_A:GND_AUDIO

: W/P/X = 12/5/15mils







ASUS Title : MINI PCI (802.11)


ASUSTek COMPUTER INC Engineer: Howard Tu

Size	Project Name	Rev
Custom	A3H	1.0


Date: Thursday, June 30, 2005 Sheet 26 of 54








L_TDP ,L_TDN termination resistors should be near chip





L_RDP ,L_RDN termination resistors should be near transformer-U32




SUSB_ON




LAN PORT





COM PORT




SWAP




PRINT PORT






ASUS Title : CARBUS SOCKET
 ASUSTek COMPUTER INC Engineer: Howard Tu
 Size: Custom Project Name: A3H Rev: 1.0
 Date: Thursday, June 30, 2005 Sheet: 30 of 54





1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend, maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm




Place as close to card reader socket as possible







Hardware Strap Pin		
BADDR0/FA2	BADDR1/FA3	PORT
0	0	2E/2F
0	1	SWCBAHR/SWCBALR
1	0	4E/4F
1	1	RESERVED
FA4	0	FLASH TRI-STATE DISABLE
	1	FLASH TRI-STATE ENABLE
FA5	0	SHARE HOST BIOS MEMORY DISABLE
	1	SHARE HOST BIOS MEMORY ENABLE

EC Hardware Strap










HD_CSEL : Pull-Down, HDD as Master





For EMI test (place on TOP layer)






0119




Holes for ALVISO have to mount




USB







Power4 Gear




E-Mail














Internet






Touchpad Disable



Power Switch






74HC74 TRUTH TABLE Rev 1.2





PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'


(Hold-Time)




System Power Sequence
 +VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.5VSUS->
 RSMRST#->SUSC#->SUSB#->VCCLAN->LANPWROK
 ->V5REF->PWROK->GMCH->VCCP->VCORE
 SUSSTAT#->PCIRST#
 CPU : +VCORE, +VCCP,+1.05VS
 NB : +1.05VS, +1.5VS, +2.5V, +VCCP
 SB : +1.5VSUS, +3.3VSUS, +VCCP, +1.5VS, +3.3VS
 DDR : +1.8V, +0.9VS
 M24 : +3.3VS, +2.5VS, +1.5VS, +1.8VS, AC_BAT_SYS

ASUS Title : Startup Circuit (1)
 ASUSTek COMPUTER INC Engineer: Howard Tu
 Size Project Name
 Custom A3H Rev 1.0
 Date: Thursday, June 30, 2005 Sheet 36 of 54








SIGNAL	IN:	SUSC#_PWR
		VSUS_ON
POWER	IN:	AC_BAT_SYS
	OUT:	+3VO
		+5VO

Vref = 0.8 V


Rev1.1.2








SIGNAL IN: SUSB#_PWR
 SUSC#_PWR
 POWER IN: AC_BAT_SYS
 +3VO
 OUT: +1.8V
 +1.5V
 +2.5V
 +VCC_GMCH_CORE
 +5VALWAYS
 +3VALWAYS

For Duthon ,CPU_BSEL0 = LOW ,FSB=533MHZ ,VCCA0=1.5V ,VCCA123=0V
 For celeron ,CPU_BSEL0 = HIGH ,FSB=400MHZ ,VCCA0=1.8V ,VCCA123=1.8V




SIGNAL IN: USB#_PWR
 CPU_VRON
 POWER IN: +3VALWAYS
 +3V
 +1.8V
 +VCC_GMCH_CORE
 OUT: +0.9VS
 +1.5VSUS
 +VCCP








BATTERY SHUT_DOWN



OVP VOLT:
17.146V



LDO : 5.4V
REF : 4.2235V

1.588V

CHG CCS

CHG CCI

AD IINP

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

CHG CCS

CHG CCI

AC_IN Threshold $2.048V_{max} A/D_DOCK_IN > 17.446V$ active
 Adapter $lin(max) = [0.075V/Rsense(Adin)] * [VCLS/VREF]$
 $Rsense(Adin) = 0.02\ ohm$
 $VCLS = 3.685V$
 $\Rightarrow lin(max) = 3.27A$
 $\Rightarrow Constant Power = 19 * 3.27 = 62.13W$
 $\Rightarrow R541 = 20K, R546 = 137K$




Adapter $lin(max) = [0.075V/Rsense(Adin)] * [VCLS/VREF]$
 $VCLS = 2.865V$
 $\Rightarrow lin(max) = 2.544A$
 $\Rightarrow Constant Power = 19 * 2.44 = 48.36W$
 $\Rightarrow R541 = 20K, R546 = 42.2K$

Charge Current $Ichg = [0.075V/Rsense(CHG)] * [VICTL/3.6V]$
 $Rsense(CHG) = 0.025\ ohm$
 $VICTL = 3V \Rightarrow Ichg = 2.5A$
 $VICTL = 1.68V \Rightarrow Ichg = 1.4A$



$Vbatt = Cell * (Vref + [(VCTL - 1.8V) / 9.52])$
 $VCTL = 1.588V$
 $\Rightarrow Vbatt = 4.2V$





Mode pin : $Vmode > 2.8V$ (try to LDO pin) \rightarrow 4 Cells
 $2.0 > Vmode > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > Vmode$ (try to GND) \rightarrow Learning mode


$VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable



BATTERY IN CIRCUIT







Power On Sequence

1 → 13


PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD16	2	E
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D
MINIPCI (802.11a/b/g)	AD19	3	G,H

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

0221

ICH6-M GPIO	A5V	Note	Volt
GPI 0			+3VS
GPI 1			+3VS
GPI 2			+3VS
GPI 3			+3VS
GPI 4			+3VS
GPI 5			
GPI 7			+3VS
GPI 8	EXTSMI#		+3VSUS
GPI 11	LID_ICH#		+3VSUS
GPI 12	KB_SCI#		+3VSUS
GPI 13	SIO_SMI#		+3VSUS
GPI 14			+3VSUS
GPI 15			+3VSUS
GPO 16			
GPO 17			
GPO 19	PWRLED_1HZ		+3VS
GPO 21	BACK_OFF#		+3VS
GPO 23	FWH_WP#		+3VS
GPO 24	802_LED_EN#		+3VSUS
GPI 26	SATA_DET#0	Unused pull-up to Vcc3_3	+3VS
GPI 27			+3VSUS
GPI 28			+3VSUS
GPI 29	PCB_ID2	Default : 0	+3VS
GPI 30	PCB_ID0	Default : 0	+3VS
GPI 31	PCB_ID1	Default : 0	+3VS
GPI 33	CPUFAN_SPD_A		+3VS
GPO 34	WLAN_ON#		+3VS
GPI 40	PANEL_ID0		+3VS
GPI 41	PANEL_ID1		+3VS
GPO 48			
GPO 49			
GPI 25	CB_SD#	Diode	+3V

KBC GPIO	A5V	Note
P23(Pin 35)	CHG_FULL_OC	
P22(Pin 36)	BAT_LEARN	
P21(Pin 37)	KBC_P21	
P20(Pin 38)	KBCRSM	
P42(Pin 23)	WATCHDOG	
P43(Pin 22)	OP_SD#	POSTCode前拉Low,ACPI前拉High,ACPI後放掉
P44(Pin 21)	KB_CPURST	
P45(Pin 20)	KB_GATEA20	
P46(Pin 19)	KBCSCI	
P47(Pin 18)	PM_CLKRUN#	
P50(Pin 17)	BAT_LLOW#_OC	
P51(Pin 16)	KID1	
P52(Pin 15)	KID2	
P53(Pin 14)	CLR_DJ#	
P54(Pin 13)	BAT_SEL#	
P55(Pin 12)	BAT1_IN#_OC	
P56(Pin 11)	FAN_DA1	
P57(Pin 10)	ADJ_BL	
P67(Pin 74)	DJ_LED#	
P66(Pin 75)	SWDJ_EN#	
P65(Pin 76)	GAIN_AMP_K#	0->-6 V/V 1->NORMAL
P64(Pin 77)	ACIN_OC	
P63(Pin 78)	DISTP#	
P62(Pin 79)	MARATHON#	
P61(Pin 80)	INTERNET#	
P60(Pin 1)	EMAIL#	
P75(Pin 4)	KB_CLK	
P74(Pin 5)	MS_CLK	
P73(Pin 6)	TPAD_CLK	
P72(Pin 7)	KB_DAT	
P71(Pin 8)	MS_DAT	
P70(Pin 9)	TPAD_DAT	
P77(Pin 2)	SMC_BAT	
P76(Pin 3)	SMD_BAT	
P27(Pin 31)	SCROLL_LED#	
P26(Pin 32)	NUM_LED#	
P25(Pin 33)	CAP_LED#	
P24(Pin 34)	SET_PLTRSTNS#	
P40(Pin 27)	EXT_SMI	
P41(Pin 26)	EMAIL_LED#	




Rev.	Data	Description
1.0	04' 10/22	Initial release
1.1	04' 11/08	R193 not insert L63 not insert and mount L64 Q67 & Q69 not insert Modify CON4 pin assignment Mount R230 100K Ohm P/N 10-004401040 R94 & R95 not insert Modify Q71, Q77 & Q101 pin 5 & 6 signals C421 & C423 change value from 47pF to 27 pF P/N 11-034027042 C117 & C120 change value from 18pF to 24 pF P/N 11-033024000 R318 change value from 14.3 K to 20 K P/N 10-003412030
	04' 12/02	R141 not insert Delete R160 and add D72 and D73 (all not insert) R252 not insert and mount R247 Delete D33 and add D71 Net name "IDE_PDASP#2" change to "IDE_PDASP#" R504 change value from 100 K to 10 K P/N 10-003401030 Mount R412 Delete R166, Q32 and D20
	04' 12/06	Add R653 0 Ohm between U36-AD30 and "ICH6_PWROK" R47 & R53 not insert Mount R387 & R391 R41-1 change signal from "+3VS" to "+5VSUS" C192 change value from 0.1 uF to 0.22 uF P/N 11-033122400 R311 not insert and mount R310 CON5-18 change signal from "+5V" to "+5VSUS" Modify POWER & Audio DJ LED Circuit: Delete Q56 Add U52, Q125, Q126, Q128, D69, D70, D74, C645 & C646 Add R647, R648, R649, R650, R651, R652, R654 & R655 Delete Q32 & R166 and Q31-5 chang signal to "SUSC_PWR" Delete D20 D53-1 change signal from "PM_PWRBTN" to "PWR_SW_EN" Q408 not insert Modify Start-Up Circuit: Add D67, Q124, Q127, R644, R645 & C644 Add D68 & R646 but not insert R341 change value from 11 K to 1 K P/N 10-003411020 C341 change value from 0.47 uF to 0.047 uF P/N 11-033147320 Modify CPU_VCCA0 & CPU_VCCA123 Select Circuit: Add Q122, Q123, R642, R643 & R657 Q24-2 & Q24-5 change signal from "CPU_BSEL0" to "VCCA_SEL" R394 & R399 change value from 0 Ohm to 1K Ohm P/N 09-013103013
	04' 12/07	Add R656 & Q129 and U1 & U7 pin4 connect with "USB_EN#"
	04' 12/09	Delete D22 & signal "CODEC_SD#" connect with R135-2 Delete R136 & move C183 to conect with U13-5
	04' 12/13	Move R124 to conect with U13-5 & "DELAY_VR_PWRGD" Change value to 390K Ohm P/N 10-003403940 C183 change value to 0.22 uF P/N 11-033122400 CE27 & CE28 change package type to P/N 11-176247651 CE1 & CE22 change package type to P/N 11-17D210751 CN6 change package type to P/N 12-101100251

Rev.	Data	Description
1.1	04' 12/13	CON9 change package type to P/N 12-101102154 Mount R120 0 Ohm P/N 10-003400000 Mount L50 0 Ohm P/N 10-003400000 Mount C250 0.1uF P/N 11-034310410
	04' 12/15	R517 change value from 1K Ohm to 1M Ohm P/N 10-003401050 C499 change value from 0.1uF to 0.22uF P/N 11-033122400
	04'12/24	BAT holder P/N: 12-201110121, not temp_5182_rw50
1.2	04'12/27	RN8 ,RN9 ,RN10 ,RN11 ,RN14 P/N Change to 10-064805600 from 10-805600NV
	04'12/27	MDC P/N changes to 12-270101201,not temp_5182_rw49
	05'01/02	Add a diode D? to fix leakage current for power switch's LED (LED1)
	05'01/02	1) Modify the pin3 schematic of U52A (flipflop) 2) Add a resistance R? and a 2N7002 Q?
	05'01/02	1) Modify the pin11 schematic of U16B (flipflop) 2) Add a resistance R? and a UM6K1N Q127B
	05'01/03	ICH6 GPI(GPIO)41 pull high to +3VS with 8.2K ohm R? (P/N:10-004408220)
	05'01/03	LID_KBC# signal pull high to +3V,not +3VSUS
	05'01/03	LED[2..5] pull high to +5VS and change P/N to 07-015700246 as same as M7V
	05'01/03	Delete repeating limit resistance R269 100ohm
	05'01/05	R139 no mount and R109 value change to 1Mohm and P/N is 10-003401050
	05'01/05	R73,R75,R76,R77 change to 330ohm and P/N is 10-003413310
	05'01/05	H17,H18,H23,H24,H25 have to mount

Rev.	Date	Description
1.0	04' 10/22	Initial release
Rev1.2	05' 01/05	Add D? to connect RUN_3VO,RUN_5VO to SHUT_DOWN#
	05' 01/05	TPS5130 pin10.11 are with R344.R345 to connect to AC_BAT_SYS signal
	05' 01/05	R667.1 connect to +5VCHG R671 no mount C? 0.1UF no mount and add a R?47Kohm D83 no mount and add R? 0ohm R666 no mount R677 value change to 110Kohm R678 value change to 23.2Kohm R698 value change to 49.9Kohm R700 value change to 150Kohm Q137change to IRLML2402, add a R? 9.76Kohm, and R672.1 connect to AC_BAT_SYS U53.29 pull ground Add C? and C? 10UF Delete Q131 to change to D? U32.3 connect to A/D_VIN Change adapter in circuit
05' 06/22		

PCMCIA DEBUG PORT



Bluetooth

