


# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A

# Intel Huron River Platform – N53SV

- **Huron River Platform Block Diagram**
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A

# Huron River platform



# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- **Cougar Point Overview**
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A

# Cougar Point PCH

## New Features


6 SATA ports  
(Ports 0 & 1 6Gb/s Support)

Supports Intel® Rapid Storage Technology 10.0

Full Clock Integration

8 PCIe 2.0 x1 (5Gb/s) Ports

Cost Reduced HDMI Level Shifter



## Continuing Features

Digital & Analog Display Interfaces

Intel® Virtualization Technology for Directed I/O

Intel® Rapid Recover Technology, eSATA Port Disable

Flexible LAN PCIe Attach

Intel® High Definition Audio


Hardware- Based KVM

PAVP HD Content Protection

# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- **N53SV Architecture**
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A

# Huron River Platform – N53SV Architecture



# Intel Huron River Platform – N53SV


- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- **[Repair reference] - No power**
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A



# No power


- Power on sequence (*AC-In mode*)
- Power on sequence analysis

# ➤ Power on sequence



# ➤ Power on sequence analysis


*+3VA, +5VA, +3VA\_EC*






# ➤ Power on sequence analysis

*+3VSUS, +5VSUS*




# ➤ Power on sequence analysis

*SUS\_PWRGD*




# ➤ Power on sequence analysis

*ME\_SusPwrDnAck, PMSUSACK#*



# ➤ Power on sequence analysis


*PM\_RSMRST#, ME\_AC\_PRESENT*






# ➤ Power on sequence analysis

*PWR\_SW#, PM\_PWRBTN#*




## ➤ Power on sequence analysis

*PM\_ME\_SLP\_LAN#, PM\_ME\_SLP\_A#*




## ➤ Power on sequence analysis

*PM\_SUSC#, PM\_SUSB#*




# ➤ Power on sequence analysis




# ➤ Power on sequence analysis

*+3V, +5V*




# ➤ Power on sequence analysis

*SUSB\_EC#, +1.8VS*




 Q8401: A transistor to be the inverter.

# ➤ Power on sequence analysis




# ➤ Power on sequence analysis





# ➤ Power on sequence analysis

*+0.75VS*



# Intel Calpella Platform – K52JT

- Calpella Platform Block Diagram
- Ibex Peak-M Overview
- K52JT Architecture
- [Repair reference] - No power
- **[Repair reference] - No display with power is on**
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A


# No display with power is on

- View angle : Architecture
- Connection problems between PCH and EC
- Connection problems between PCH and BIOS
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices

# No display with power is on

- **View angle : Architecture**
- Connection problems between PCH and BIOS
- Connection problems between PCH and EC
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices

# Huron River Platform – N53SV Architecture




# No display with power is on

- View angle : Architecture
- **Connection problems between PCH and BIOS**
- Connection problems between EC and EC
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices


# ➤ Connection problems between PCH and BIOS

## *Critical Power sources to PCH (1)*



# ➤ Connection problems between PCH and BIOS

## *Critical Power sources to PCH (2)*






## ➤ Connection problems between PCH and BIOS

### *Critical Clocks to PCH*


Cougar Point Integrated the clock generator. Most of clock signals on N53SV MB are generated from Cougar Point.

In N53SV, all system clock signals are provided by PCH except GPU and LAN.



## ➤ Connection problems between PCH and BIOS


### *Winbond W25Q32BVSSIG Pin Descriptions*



Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.
SI	Serial Data Input	To transfer commands, addresses, or data serially into the device. Inputs are latched on the rising edge of the serial clock.
SO	Serial Data Output	To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock.
CE#	Chip Enable	The device is enabled by a high to low transition on CE#. CE# must remain low for the duration of any command sequence.
WP#	Write Protect	The Write Protect (WP#) pin is used to enable/disable BPL bit in the status register.
HOLD#	Hold	To temporarily stop serial communication with SPI flash memory without resetting the device.
V <sub>DD</sub>	Power Supply	To provide power supply voltage: 2.7-3.6V
V <sub>SS</sub>	Ground	

## ➤ Connection problems between PCH and BIOS

*How BIOS works in N53SV*




# No display with power is on

- View angle : Architecture
- Connection problems between PCH and BIOS
- **Connection problems between PCH and EC**
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices

➤ Connection problems between PCH and EC

*Critical communication pins between PCH to EC*




# No display with power is on

- View angle : Architecture
- Connection problems between PCH and BIOS
- Connection problems between PCH and EC
- **Connection problems between CPU and PCH**
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices


➤ Connection problems between CPU and PCH

*Critical Power sources to CPU*



➤ Connection problems between CPU and PCH


*Critical Clocks from PCH to CPU and GPU*






➤ Connection problems between CPU and PCH

*FDI control signal between PCH & CPU*




➤ Connection problems between CPU and PCH

*Data Transmission pins between PCH & CPU*



# ➤ Connection problems between CPU, PCH, RAM and GPU

## *Sandy Bridge CPU inspection Tool*





# No display with power is on

- View angle : Architecture
- Connection problems between PCH and BIOS
- Connection problems between PCH and EC
- Connection problems between CPU and PCH
- **Connection problems between CPU and RAM(s)**
- Connection problems between CPU and GPU chipset
- Connection problems between PCH and Display devices

➤ Connection problems between CPU and RAM(s)


*Critical Power sources to DDR3*



 The function 2-DIMM per channel is only available with Core i7.


➤ Connection problems between CPU and RAM(s)

*Critical Clocks and Control signals to DDR3 (1)*




➤ Connection problems between CPU and RAM(s)

*Critical Clocks and Control signals to DDR3 (2)*



➤ Connection problems between CPU and RAM(s)


*Critical Clocks and Control signals to DDR3 (3)*






➤ Connection problems between CPU and RAM(s)

*Data Transmission pins between CPU and DIMM0*



➤ Connection problems between CPU and RAM(s)

*Data Transmission pins between CPU and DIMM1*



➤ Connection problems between CPU and RAM(s)

*DDR3 inspection Tool*




# No display with power is on

- View angle : Architecture
- Connection problems between PCH and BIOS
- Connection problems between PCH and EC
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- **Connection problems between CPU and GPU chipset**
- Connection problems between PCH and Display devices


- Connection problems between GPU and display devices  
*Critical Power sources to Nvidia N12P-GT(1)*



➤ Connection problems between GPU and display devices  
*Critical Power sources to Nvidia N12P-GT(2)*




➤ Connection problems between GPU and display devices  
*Critical Power sources to Nvidia N12P-GT(3)*



➤ Connection problems between GPU and display devices


*Critical Clocks to Nvidia N12P-GT GPU chipset*





➤ Connection problems between CPU and GPU

*Data Transmission pins between CPU & GPU*




# No display with power is on

- View angle : Architecture
- Connection problems between PCH and BIOS
- Connection problems between PCH and EC
- Connection problems between CPU and PCH
- Connection problems between CPU and RAM(s)
- Connection problems between CPU and GPU chipset
- **Connection problems between PCH and Display devices**


# ➤ Connection problems between PCH and display devices

## *Power sources of LVDS*




➤ Connection problems between PCH and display devices

*Signals from PCH to LVDS*




➤ Connection problems between PCH and display devices

*Signals from PCH to CRT out*



➤ Connection problems between PCH and display devices

*Signals from PCH to HDMI out*




# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- **[Repair reference] - Vcore Problems**
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A

# ➤ VCORE Problems


*+VGFX\_CORE*





# ➤ VCORE Problems

**+VCORE**




# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- **[Repair reference] - Battery Charging problems**
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- Q & A


## ➤ Battery Charging Problems

*Battery cannot be charged due to Power (BAT) problems*



## ➤ Battery Charging Problems


*Battery cannot be charged due to Signal detection problems*



# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- **[Repair reference] - LAN problems**
- [Repair reference] - Audio problems
- Q & A


# ➤ LAN Problems



# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- **[Repair reference] - Audio problems**
- Q & A

# ➤ Audio Problems





# Intel Huron River Platform – N53SV

- Huron River Platform Block Diagram
- Cougar Point Overview
- N53SV Architecture
- [Repair reference] - No power
- [Repair reference] - No display with power is on
- [Repair reference] - Vcore Problems
- [Repair reference] - Battery Charging problems
- [Repair reference] - LAN problems
- [Repair reference] - Audio problems
- **Q & A**

*THANK YOU*