




F8V L80V N80V N81 Montevina Block Diagram








Power On Sequence




Check sequence 14&15

CLK_PWRGD asserted when both PM_SUSB# and VRM_PWRGD are high.




Zo=55 Ohm, 0.5" max
for GTL_REF

BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	H
266	1067	L	L	L






Place R0304 & R0306 for XDP function



ASUS Title **PENRYN(1)**
 ASUSTeK COMPUTER INC. nbs
 Engineer: **Wing Cheng**

Site: **Custom** Project Name: **FBVA** Rev: **1.0**
 Date: **Tuesday, October 07, 2008** Sheet: **3** of **94**





Decoupling guide from Intel



VCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

+VCORE Mid-Frequency Capacitor
 Intel: 22uF *32
 F3S: 10uF *16
 A7S: 10uF *1011/17
 V1V: ?
+VCCP Decoupling Capacitor
 Intel: 270uF *1, 0.1uF *6
 F3S: 100uF *1, 0.1uF *4
 V1V: ?

FBS

VCORE	10uF/10V	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs for CPU
	150uF	* 1pcs for CPU
	10uF/10V	* 1pcs
420(FBS)		
VCORE	10uF/10V	* 16pcs


? DEGREE C
 THERMAL PROTECTION
 place in the path of a draft



Thermal Trip signal (From CPU to ICH-9M and sequence)

Block Diagram

NO120, N81SR



(2) Pin47/34 follow below operation for OC/UC:
 (OC, UC)=(0, 0) -->Normal (Default)
 (OC, UC)=(0, 1) -->UC
 (OC, UC)=(1, 0) -->OC
 (OC, UC)=(1, 1) -->Normal
 OC/UC pin Internal Pull Down

Schematics

NO143, N81SR






Figure 4: Power Sequence


Strapping




SMBus Select

0: 37h
1: 4Eh


GPIO2	GPIO1	GPIO0	Function
X	0	0	Push-pull IO of VIDIN
X	0	1	Enable VIDIN input termination resistor
X	1	0	Diamondville_DT convert to IMVP6
0	1	1	Test mode
1	1	1	Test mode







+0.9VS



+0.9VS +0.9V change to +0.9VS



+0.9VS +0.9V change to +0.9VS




+0.9VS +0.9V change to +0.9VS

1	50Qmm	16	RN0901A	M_A_A7
2	50Qmm	15	RN0901B	M_A_A4
3	50Qmm	14	RN0901C	M_A_A3
4	50Qmm	13	RN0901D	M_A_BS1
5	50Qmm	12	RN0901E	M_A_BS2
6	50Qmm	11	RN0901F	M_A_BS3
7	50Qmm	10	RN0901G	M_A_BS4
8	50Qmm	9	RN0901H	M_A_BS5
1	50Qmm	16	RN0902A	M_CKE0
2	50Qmm	15	RN0902B	M_A_BS2
3	50Qmm	14	RN0902C	M_A_BS3
4	50Qmm	13	RN0902D	M_A_BS4
5	50Qmm	12	RN0902E	M_A_BS5
6	50Qmm	11	RN0902F	M_A_BS6
7	50Qmm	10	RN0902G	M_A_BS7
8	50Qmm	9	RN0902H	M_A_BS8
1	50Qmm	16	RN0903A	M_A_A10
2	50Qmm	15	RN0903B	M_A_BS2
3	50Qmm	14	RN0903C	M_A_BS3
4	50Qmm	13	RN0903D	M_A_BS4
5	50Qmm	12	RN0903E	M_CS#1
6	50Qmm	11	RN0903F	M_ODT1
7	50Qmm	10	RN0903G	M_ODT0
8	50Qmm	9	RN0903H	M_B_A13
1	50Qmm	16	RN0904A	M_CKE3
2	50Qmm	15	RN0904B	M_A_BS2
3	50Qmm	14	RN0904C	M_A_BS3
4	50Qmm	13	RN0904D	M_B_BS1
5	50Qmm	12	RN0904E	M_RAS#
6	50Qmm	11	RN0904F	M_CS#2
7	50Qmm	10	RN0904G	M_ODT2
8	50Qmm	9	RN0904H	M_B_A13
1	50Qmm	16	RN0905A	M_B_A11
2	50Qmm	15	RN0905B	M_B_A9
3	50Qmm	14	RN0905C	M_B_A8
4	50Qmm	13	RN0905D	M_B_A7
5	50Qmm	12	RN0905E	M_B_A6
6	50Qmm	11	RN0905F	M_B_A5
7	50Qmm	10	RN0905G	M_B_A4
8	50Qmm	9	RN0905H	M_B_A3
1	50Qmm	16	RN0906A	M_CKE2
2	50Qmm	15	RN0906B	M_B_BS2
3	50Qmm	14	RN0906C	M_B_BS3
4	50Qmm	13	RN0906D	M_B_BS4
5	50Qmm	12	RN0906E	M_B_BS5
6	50Qmm	11	RN0906F	M_B_BS6
7	50Qmm	10	RN0906G	M_B_BS7
8	50Qmm	9	RN0906H	M_B_BS8
1	50Qmm	2	RN0908A	M_B_WE#
2	50Qmm	4	RN0908B	M_B_CSE
3	50Qmm	6	RN0908C	M_CS#3
4	50Qmm	8	RN0908D	M_ODT3
2	50Qmm	1	RN0909A	M_A_A5
3	50Qmm	3	RN0909B	M_CKE1
4	50Qmm	5	RN0909C	M_A_A11
5	50Qmm	7	RN0909D	M_A_A14

CHECK A14 WHY ?

ASUS Title DDR2 termination
 ASUSTAY COMPUTER INC. N86 Engineer: Wing Cheng
 Site Project Name: FBVa Rev 1.0
 Date: Tuesday, October 07, 2008 Sheet 9 of 94



U1001A		A14 H_A83	
H_D89 F2	H_DM_0	H_A8_3	C15 H_A84
H_D85 G8	H_DM_1	H_A8_4	F16 H_A85
H_D82 F8	H_DM_2	H_A8_5	J15 H_A86
H_D83 E6	H_DM_3	H_A8_7	C18 H_A87
H_D84 C2	H_DM_4	H_A8_8	M16 H_A88
H_D85 H6	H_DM_5	H_A8_9	J13 H_A89
H_D87 F6	H_DM_6	H_A8_10	F16 H_A90
H_D88 D4	H_DM_7	H_A8_11	H_A8_12
H_D86 H3	H_DM_8	H_A8_12	M13 H_A91
H_D80 M9	H_DM_9	H_A8_13	E17 H_A92
H_D811 M11	H_DM_10	H_A8_14	D17 H_A93
H_D812 J1	H_DM_11	H_A8_15	F17 H_A94
H_D813 J2	H_DM_12	H_A8_16	C20 H_A95
H_D814 N12	H_DM_13	H_A8_17	H_A8_18
H_D815 J6	H_DM_14	H_A8_19	H_A8_19
H_D816 F9	H_DM_15	H_A8_20	H_A8_20
H_D817 L2	H_DM_16	H_A8_21	H_A8_21
H_D818 R2	H_DM_17	H_A8_22	L17 H_A96
H_D819 N9	H_DM_18	H_A8_23	A17 H_A97
H_D820 L6	H_DM_19	H_A8_24	C21 H_A98
H_D821 M5	H_DM_20	H_A8_25	C21 H_A99
H_D822 J3	H_DM_21	H_A8_26	L16 H_A99
H_D823 N2	H_DM_22	H_A8_27	H_A8_28
H_D824 R1	H_DM_23	H_A8_28	H_A8_28
H_D825 N5	H_DM_24	H_A8_29	H_A8_29
H_D826 N6	H_DM_25	H_A8_30	H_A8_30
H_D827 P13	H_DM_26	H_A8_31	H_A8_31
H_D828 N8	H_DM_27	H_A8_32	H_A8_32
H_D829 L7	H_DM_28	H_A8_33	F21 H_A93
H_D830 N10	H_DM_29	H_A8_34	C21 H_A94
H_D831 M3	H_DM_30	L20 H_A95	
H_D832 Y3	H_DM_31		
H_D833 AD14	H_DM_32		
H_D834 Y6	H_DM_33		
H_D835 Y18	H_DM_34		
H_D836 Y12	H_DM_35		
H_D837 Y14	H_DM_36		
H_D838 Y7	H_DM_37		
H_D839 W2	H_DM_38		
H_D840 A68	H_DM_39		
H_D841 Y9	H_DM_40		
H_D842 AA13	H_DM_41		
H_D843 A69	H_DM_42		
H_D844 AA11	H_DM_43		
H_D845 AD11	H_DM_44		
H_D846 AD10	H_DM_45		
H_D847 AE3	H_DM_46		
H_D848 AE12	H_DM_47		
H_D849 AE9	H_DM_48		
H_D850 AE2	H_DM_49		
H_D851 AD8	H_DM_50		
H_D852 AD5	H_DM_51		
H_D853 AD3	H_DM_52		
H_D854 AD7	H_DM_53		
H_D855 AE14	H_DM_54		
H_D856 AE3	H_DM_55		
H_D857 AC1	H_DM_56		
H_D858 AE3	H_DM_57		
H_D859 AC3	H_DM_58		
H_D860 AE11	H_DM_59		
H_D861 AE8	H_DM_60		
H_D862 AC2	H_DM_61		
H_D863 AD6	H_DM_62		
	H_DM_63		

- 3 H_A8[35:3] H_A8[35:3]
- 3 H_REQ[4:0] H_REQ[4:0]
- 3 H_DW[63:0] H_DW[63:0]


HOST


H_ADSF	H_ADSF_3
H_ADSTB0	H_ADSTB0_3
H_ADSTB1	H_ADSTB1_3
H_ADSTB2	H_ADSTB2_3
H_ADSTB3	H_ADSTB3_3
H_ADSTB4	H_ADSTB4_3
H_ADSTB5	H_ADSTB5_3
H_ADSTB6	H_ADSTB6_3
H_ADSTB7	H_ADSTB7_3
H_ADSTB8	H_ADSTB8_3
H_ADSTB9	H_ADSTB9_3
H_ADSTB10	H_ADSTB10_3
H_ADSTB11	H_ADSTB11_3
H_ADSTB12	H_ADSTB12_3
H_ADSTB13	H_ADSTB13_3
H_ADSTB14	H_ADSTB14_3
H_ADSTB15	H_ADSTB15_3
H_ADSTB16	H_ADSTB16_3
H_ADSTB17	H_ADSTB17_3
H_ADSTB18	H_ADSTB18_3
H_ADSTB19	H_ADSTB19_3
H_ADSTB20	H_ADSTB20_3
H_ADSTB21	H_ADSTB21_3
H_ADSTB22	H_ADSTB22_3
H_ADSTB23	H_ADSTB23_3
H_ADSTB24	H_ADSTB24_3
H_ADSTB25	H_ADSTB25_3
H_ADSTB26	H_ADSTB26_3
H_ADSTB27	H_ADSTB27_3
H_ADSTB28	H_ADSTB28_3
H_ADSTB29	H_ADSTB29_3
H_ADSTB30	H_ADSTB30_3
H_ADSTB31	H_ADSTB31_3
H_ADSTB32	H_ADSTB32_3
H_ADSTB33	H_ADSTB33_3
H_ADSTB34	H_ADSTB34_3
H_ADSTB35	H_ADSTB35_3
H_ADSTB36	H_ADSTB36_3
H_ADSTB37	H_ADSTB37_3
H_ADSTB38	H_ADSTB38_3
H_ADSTB39	H_ADSTB39_3
H_ADSTB40	H_ADSTB40_3
H_ADSTB41	H_ADSTB41_3
H_ADSTB42	H_ADSTB42_3
H_ADSTB43	H_ADSTB43_3
H_ADSTB44	H_ADSTB44_3
H_ADSTB45	H_ADSTB45_3
H_ADSTB46	H_ADSTB46_3
H_ADSTB47	H_ADSTB47_3
H_ADSTB48	H_ADSTB48_3
H_ADSTB49	H_ADSTB49_3
H_ADSTB50	H_ADSTB50_3
H_ADSTB51	H_ADSTB51_3
H_ADSTB52	H_ADSTB52_3
H_ADSTB53	H_ADSTB53_3
H_ADSTB54	H_ADSTB54_3
H_ADSTB55	H_ADSTB55_3
H_ADSTB56	H_ADSTB56_3
H_ADSTB57	H_ADSTB57_3
H_ADSTB58	H_ADSTB58_3
H_ADSTB59	H_ADSTB59_3
H_ADSTB60	H_ADSTB60_3
H_ADSTB61	H_ADSTB61_3
H_ADSTB62	H_ADSTB62_3
H_ADSTB63	H_ADSTB63_3
H_ADSTB64	H_ADSTB64_3
H_ADSTB65	H_ADSTB65_3
H_ADSTB66	H_ADSTB66_3
H_ADSTB67	H_ADSTB67_3
H_ADSTB68	H_ADSTB68_3
H_ADSTB69	H_ADSTB69_3
H_ADSTB70	H_ADSTB70_3
H_ADSTB71	H_ADSTB71_3
H_ADSTB72	H_ADSTB72_3
H_ADSTB73	H_ADSTB73_3
H_ADSTB74	H_ADSTB74_3
H_ADSTB75	H_ADSTB75_3
H_ADSTB76	H_ADSTB76_3
H_ADSTB77	H_ADSTB77_3
H_ADSTB78	H_ADSTB78_3
H_ADSTB79	H_ADSTB79_3
H_ADSTB80	H_ADSTB80_3
H_ADSTB81	H_ADSTB81_3
H_ADSTB82	H_ADSTB82_3
H_ADSTB83	H_ADSTB83_3
H_ADSTB84	H_ADSTB84_3
H_ADSTB85	H_ADSTB85_3
H_ADSTB86	H_ADSTB86_3
H_ADSTB87	H_ADSTB87_3
H_ADSTB88	H_ADSTB88_3
H_ADSTB89	H_ADSTB89_3
H_ADSTB90	H_ADSTB90_3
H_ADSTB91	H_ADSTB91_3
H_ADSTB92	H_ADSTB92_3
H_ADSTB93	H_ADSTB93_3
H_ADSTB94	H_ADSTB94_3
H_ADSTB95	H_ADSTB95_3
H_ADSTB96	H_ADSTB96_3
H_ADSTB97	H_ADSTB97_3
H_ADSTB98	H_ADSTB98_3
H_ADSTB99	H_ADSTB99_3
H_ADSTB100	H_ADSTB100_3


PM:F8VA.....

Part Number: 02G010022520
 Part Name & Spec: C.S 88CTPM CANTIGA INT PM45 898203/SLB97
 GM:N81A
 Part Number: 02G010020030
 Part Name & Spec: C.S EAGLELAKE(BB3) AC82GM45 INTEL GM45 898200/SLB94

ASUS		Title : Cantiga – CPU (1)	
ASUSTEK COMPUTER INC. NBB		Engineer: Wing Cheng	
Size	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet 10 of 94	








6326mA
Spec update
8700mA


Max: 6327mA

Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially.

ASUSTAY COMPUTER INC. NE6		Title : Cantiga-POWER (4)	
Site	Project Name	Engineer:	Wing Cheng
Custom	FBVa		
Date:	Tuesday, October 07, 2008	Sheet	13 of 94



ASUSTeK		Title : Cantiga-POWER(5)	
ASUSTeK COMPUTER INC. NBS			
Site	Project Name	Engineer: Wing Cheng	
Custom	F8Va		
Date: Tuesday, October 07, 2008	Sheet	14	of 94



CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = ITPM enable (Default)
LOW = ITPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIe GRAPHIC LANE
HIGH = Normal Operation (Default)
LOW = Reverse Lanes

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable


CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable


CFG13:12 : XOR/ALL-Z
00 = Reserved
01 = XOR Mode Enabled
10 = ALL-Z Mode Enabled
11 = Normal Operation (Default)


CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes


CFG20 : SDVO/PCIe CONCURRENT MODE
LOW = ONLY SDVO or PCIe Operational (Default)
HIGH = SDVO and PCIe are operating simultaneously via the PEG port
NB DS p.70 157


11 MCH_CFG_3	R150a	VSS_199	BG21
		VSS_200	AW12
		VSS_201	AN12
		VSS_202	AP21
		VSS_203	AP30
		VSS_204	AN21
		VSS_205	AN22
		VSS_206	AN23
		VSS_207	B21
		VSS_208	M21
		VSS_209	J21
		VSS_210	B20
		VSS_211	B20
		VSS_212	B20
		VSS_213	AV20
		VSS_214	AV20
		VSS_215	AV20
		VSS_216	AV20
		VSS_217	V20
		VSS_218	V20
		VSS_219	V20
		VSS_220	V20
		VSS_221	V20
		VSS_222	V20
		VSS_223	V20
		VSS_224	BG16
		VSS_225	BG17
		VSS_226	BG17
		VSS_227	AW17
		VSS_228	AL12
		VSS_229	M17
		VSS_230	M17
		VSS_231	M17
		VSS_232	C17
		VSS_233	C17
		VSS_234	BA16
		VSS_235	BA16
		VSS_237	AL16
		VSS_238	AL16
		VSS_239	K16
		VSS_240	KG15
		VSS_241	KG15
		VSS_242	KG15
		VSS_243	W15
		VSS_244	W15
		VSS_245	W15
		VSS_246	AL15
		VSS_247	BG14
		VSS_248	AA14
		VSS_249	AA14
		VSS_250	BG13
		VSS_251	BG13
		VSS_252	BG13
		VSS_255	AN13
		VSS_256	AN13
		VSS_257	AN13
		VSS_258	G13
		VSS_259	G13
		VSS_260	G13
		VSS_261	BE12
		VSS_262	AV12
		VSS_263	AV12
		VSS_264	AV12
		VSS_265	AV12
		VSS_266	L12
		VSS_267	L12
		VSS_268	B11
		VSS_269	BB11
		VSS_270	BB11
		VSS_271	AN11
		VSS_272	AN11
		VSS_273	AN11
		VSS_275	V11
		VSS_276	V11
		VSS_277	G11
		VSS_278	B10
		VSS_279	AV10
		VSS_280	AV10
		VSS_281	AV10
		VSS_282	AV10
		VSS_283	AV10
		VSS_284	M10
		VSS_285	M10
		VSS_286	BC2
		VSS_287	AM2
		VSS_288	AM2
		VSS_289	AM2
		VSS_290	AD2
		VSS_291	BB
		VSS_292	BB
		VSS_293	BB
		VSS_294	AV8
		VSS_295	AT8
		VSS_296	NC_42
		VSS_297	AH8
		VSS_298	LA
		VSS_299	BB7
		VSS_300	BB
		VSS_301	AN7
		VSS_302	AV7
		VSS_303	AV7
		VSS_304	AV7
		VSS_305	AV7
		VSS_306	AV7
		VSS_307	AV7
		VSS_308	AV7
		VSS_309	U7
		VSS_310	BD6
		VSS_311	BD6
		VSS_312	AV6
		VSS_313	AT6
		VSS_314	AM6
		VSS_315	C6
		VSS_316	AV6
		VSS_317	AV6
		VSS_318	AV6
		VSS_319	AV6
		VSS_320	AV6
		VSS_321	AV6
		VSS_322	AV6
		VSS_323	AV6
		VSS_324	AV6
		VSS_325	BE4
		VSS_327	BC3
		VSS_328	AV3
		VSS_329	AV3
		VSS_330	AV3
		VSS_331	P3
		VSS_332	BA2
		VSS_333	BA2
		VSS_334	AW2
		VSS_335	AP2
		VSS_336	AP2
		VSS_337	AP2
		VSS_338	AP2
		VSS_339	AP2
		VSS_340	AD2
		VSS_341	AE2
		VSS_342	AC2
		VSS_343	AC2
		VSS_344	V2
		VSS_345	V2
		VSS_346	K2
		VSS_347	AA1
		VSS_348	AA1
		VSS_349	AA1
		VSS_350	AA1
		VSS_351	AA1
		VSS_352	AA1
		VSS_353	AA1
		VSS_354	AA1
		VSS_355	AA1
		VSS_356	AA1
		VSS_357	AA1
		VSS_358	AA1
		VSS_359	AA1
		VSS_360	AA1
		VSS_361	AA1
		VSS_362	AA1
		VSS_363	AA1
		VSS_364	AA1
		VSS_365	AA1
		VSS_366	AA1
		VSS_367	AA1
		VSS_368	AA1
		VSS_369	AA1
		VSS_370	AA1
		VSS_371	AA1
		VSS_372	AA1
		VSS_373	AA1
		VSS_374	AA1
		VSS_375	AA1
		VSS_376	AA1
		VSS_377	AA1
		VSS_378	AA1
		VSS_379	AA1
		VSS_380	AA1
		VSS_381	AA1
		VSS_382	AA1
		VSS_383	AA1
		VSS_384	AA1
		VSS_385	AA1
		VSS_386	AA1
		VSS_387	AA1
		VSS_388	AA1
		VSS_389	AA1
		VSS_390	AA1
		VSS_391	AA1
		VSS_392	AA1
		VSS_393	AA1
		VSS_394	AA1
		VSS_395	AA1
		VSS_396	AA1
		VSS_397	AA1
		VSS_398	AA1
		VSS_399	AA1
		VSS_400	AA1

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	F8Va	1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>16</u> of <u>94</u>

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	F8Va	1.0	
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>17</u> of <u>94</u>	

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet 18 of 94	

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	F8Va	1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>19</u> of <u>94</u>





VccLAN1_05 & VccCL1_05 Internal VR
 High = Enable (Default)
 Low = Disable

VccSus1_05, VccSus1_5, & VccCL1_5 Internal VR
 High = Enable (Default)
 Low = Disable

[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
 00 = Reserved
 01 = Enter XOR Chain
 10 = Normal Operation (Default)
 11 = Set PCIe Port Config Bit 1





ASUS		Title : SB-ICH9M(1)	
ASUSTek COMPUTER INC. NBS	Project Name	Engineer: Wing Cheng	Rev
Customer	FSVa		1.0
Date: Tuesday, October 07, 2008	Sheet	20	of 54

U2003 and U2004 are alternate parts, but not pin to pin compatible.



SPI_MOSI
ITPM Enable

High = Enable
Low = Disable(Default)



When supporting CLK GEN Turbo PIN, UNI R2107.

NO100, N80V PR

ICH9 Boot BIOS select

	GNT#0	CS#1
LPC	11	1
PCI	10	0
SPI	01	0
reserve	00	0




ASUS Title: SB-ICH9M(2)

ASUSTeK COMPUTER INC. nbs Engineer: Wing Cheng

Site: Custom Project Name: F8Va

Date: Tuesday, October 07, 2008 Sheet 21 of 94



NO38. F8Va PR NO47. F8Va PR

NO75. F8Va PR NO137. N81SR

NO107. N80V PR

NO125. N81SR NO133. N81PR

NO132. N81SR

NO118. N80V PR2

NO144. F8Va SR

NO145. F8Va PR

NO146. F8Va PR

NO147. F8Va PR

NO148. F8Va PR

NO149. F8Va PR

NO150. F8Va PR

NO151. F8Va PR

NO152. F8Va PR

NO153. F8Va PR

NO154. F8Va PR

NO155. F8Va PR

NO156. F8Va PR

NO157. F8Va PR

NO158. F8Va PR

NO159. F8Va PR

NO160. F8Va PR

NO161. F8Va PR

NO162. F8Va PR

NO163. F8Va PR

NO164. F8Va PR

NO165. F8Va PR

NO166. F8Va PR

NO167. F8Va PR

NO168. F8Va PR

NO169. F8Va PR

NO170. F8Va PR

NO171. F8Va PR

NO172. F8Va PR

NO173. F8Va PR

NO174. F8Va PR

NO175. F8Va PR

NO176. F8Va PR

NO177. F8Va PR

NO178. F8Va PR

NO179. F8Va PR

NO180. F8Va PR

NO181. F8Va PR

NO182. F8Va PR

NO183. F8Va PR

NO184. F8Va PR

NO185. F8Va PR

NO186. F8Va PR

NO187. F8Va PR

Mount/unmount as same R2236


CL_VREF0/1 ~ 0.405 V
CL_VREF [0:1] routing rules
Width = 12 mils min
Spacing = 12 mils min
Break-out: 5 mils on 5 mils for 300 mils max

BIOS PCB ID Setting	ID0	ID1	ID2
Default no overclock	0	0	0
overclock	0	0	1



F8V/80V PCB ID Setting	ID0	ID1	ID2
Before PCB 2.3	0	0	0
After PCB 2.3	0	0	1
After PCB 2.3	1	0	0

ASUS Title ICH9M(3)
ASUSTeK COMPUTER INC. NBS Engineer: Wing Cheng
Size Project Name
Custom F8Va
Date: Tuesday, October 07, 2009 Sheet 22 of 54

Size	Project Name	Rev
Custom	F8Va	1.0




ICH9-M



non
IAMT


Non-IAMT
Mount: RN2401A, RN2401B
Unmount: RN2402A, RN2402B, Q2402A, Q2402B

EC-IT8752




+3VS pull up P.30

+3VSUS pull up P.22
(4.7K or 10K ?)




NO38. F8Va PR



ASUS		Title : ICH9M-Other	
ASUSTeK COMPUTER INC. NBS		Engineer: Wing Cheng	
Site	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008	Sheet	24	of 84


SPI ROM


NO136. NB1SR



If your Montevina system supports ITPM but does not support iAMT, the ME firmware size for ITPM only should be less than 820KB.
 So a 1MByte (8M bits) SPI ROM should be large enough. Please co-work with H/W to use a 8Mbits SPI ROM instead of a 16Mbits one if there is cost gap

ASUS		Title : SPI ROM	
ASUSTEK COMPUTER INC. NBB		Engineer: <i>Wing_Cheng</i>	
Size:	Project Name:		Rev:
Custom:	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	25 of 94

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size A	Project Name F8Va	Rev 1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>26</u> of <u>94</u>

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet	27 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A


5


4

3

2



1

		Title : BLANK
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	F8Va	1.0
Date: Tuesday, October 07, 2008		Sheet 28 of 94



- PEREQ#1: 0: Enable control SATA/CLK & PCIeX0 / 6 through I2C
1: Disable SATA/CLK & PCIeX0 / 6 Controlled through I2C
- PEREQ#2: 0: Enable control PCIeX 1/8 through I2C
1: Disable PCIeX1/8 Controlled through I2C
- PEREQ#3: 0: Enable control PCIeX 4 / 2 through I2C
1: Disable PCIeX 4 / 2 Controlled through I2C
- PEREQ#4: 0: Enable control PCIeX 7 / 5 / 3 through I2C
1: Disable PCIeX 7 / 5 / 3 Controlled through I2C

Pin3	Pin9	Pin14/15	Pin17/18
SELPCIE0_L0CM	SELCD_27#0	PCIEX3	777WSS
PC3#3 (low)	SELCD_27#1	B0706	LD
SELPCIE0_L0CM	SELCD_27#0	PCIE2	PCIE0
PC3#1 (high)	SELCD_27#1	D0706	PCIE0














Differential Amplitude control

R2902	I2903	R2904
363: VREF	IK	300 UN
364: TURBO	UNI	IK D
364NO TBO	UNI	UNI UN

NO100 . N80V PR
 IF F8Va/Vr L80V N80Vb/Vm :06G011408013 ICS9LPR363EGLF-T
 IF N80Vr/Vc/Vn :06G011576010 ICS9LPR362AGLF-T
 IF with CPU Switch :06G011501023 RTM875T-336-GRT

ASUS Title : CLOCK GEN
 ASUSTEK COMPUTER INC Engineer:
 Size Project Name
 Custom F8Va
 Date: Tuesday, October 07, 2008 Sheet 39 of 94




ASUS		Title : EC_88128 (1/2)	
Project Name	EC_88128	Engineer	Wang Cheng
Drawn	Wang Cheng	Check	Wang Cheng
Date	2011.08.18	Scale	1:1



For Battery **Note:** When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.




Touch Pad




For Switch




Keyboard Connector



For Thermal Control Method




ASUS		Title : EC_IT8511 (2/2)	
ASUSTAY COMPUTER INC. NBS			
Site	Project Name	Engineer:	Wing Cheng
Custom	FBVa		
Date:	Tuesday, October 07, 2008	Sheet	91 of 94









ON/OFF Switch

Boost regulator


Lamp driver






AZALIA MDC Connector


NO130. N81SR




ASUS		Title : MDC
ASUSTeK COMPUTER INC		Engineer:
Size A	Project Name F8Va	Rev 1.0
Date: Tuesday, October 07, 2008	Sheet 35	of 94




Pin define is for ALC662.



Adjust able $V_{out} = 1.25 * (1 + (100K/34K))$




ASUS
ASUSTeK COMPUTER INC
Title : CODEC-ALC660
Engineer:
Size Project Name Rev
Custom F8Va 1.0
Date: Tuesday, October 07, 2008 ESheet 38 of 84



Note : Either 3G or n3G must be chosen, either 3G_V or n3G_V must be chosen


NO33. F8Va ER

ASUS		Title : AUDIO-MIC	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	37 of 94




NO108. N80V PR

DEPOP



4/24 Follow vender's suggestion



NO25. F8Va SR


<Variant Name>


ASUS Title : AUDIO-OP

ASUSTeK COMPUTER INC Engineer:

Size B Project Name F8Va


Date: Tuesday, October 07, 2008 Sheet 38 of 94

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
A	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet	39 of 94



<Variant Name>

ASUS		Title : RICOH R5C833/PCI B
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	F8Va	1.0
Date: Tuesday, October 07, 2008		Sheet 40 of 94





<Variant Name>


ASUS Title : RICOH R5C832/PCI A
ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	F8Va	1.0


Date: Tuesday, October 07, 2008 Sheet 41 of 94




Solve MS Duo Adaptor short issue.



- MDIO00--> SD Card Detect
- MDIO01--> MS Card Detect
- MDIO03--> SD Write Protect
- MDIO04--> SD Card Power0 Control/MS Power Control
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3



- MDIO02--> xDCE#
- MDIO05--> SD Power Control 1 / xDWP
- MDIO06--> xD/MS/SD LED Control
- MDIO14--> xD Data
- MDIO15--> xD Data
- MDIO16--> xD Data
- MDIO17--> xD Data
- MDIO18--> xD CLE
- MDIO19--> xD ALE



NO17. F8Va SR
Impact MS function
F8S.PR
EMI

<Variant Name>

ASUS Title : **CardReader**

ASUSTek COMPUTER INC Engineer:

Size Project Name Rev 1.0

Custom **F8Va**











Date: Tuesday, October 07, 2008 Sheet 42 of 94

Check +3VSUS-->+3V

Change RICOH R5538 as 2nd source and Winbond W83L351YG (06G030091010) put on 1st source.

Check VSUS_ON-->NC or Test point


del PCI_RST# (instead of BUF_PLT_RST)



<Variant Name>

ASUS		Title : Express Card	
ASUSTek COMPUTER INC	Project Name	Engineer:	
Size	Custom	Rev	1.0
Date: Tuesday, October 07, 2008	Sheet	43	of 94

Block A





<Variant Name>


ASUS		Title : Express Card
ASUSTek COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	F8Va	1.0
Date: Tuesday, October 07, 2008		Sheet 44 of 94

Check stub




-3VS 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,46,48,50,51,53,55,57,62,63,70,80,91,92
+3VSUS 2,21,22,23,29,33,81
+12VS 24,32,36,46,57,62,70,91




NO140. N81SR




The Caps will impact on LVDS signal!!



Close to SW5605 For N80 project






power suggest






INVERTOR CNT

ASUS Title: LVDS & Inverter
ASUSTek COMPUTER INC Engineer:
Site Project Name Rev
Customer F8Va 1.0
Date: Tuesday, October 07, 2008 Sheet 45 of 94



NO76. F8Va MP



- +3VS 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,48,50,51,53,55,57,62,63,70,80,91
- +5V 9,44,52,56,57,58,70,91
- +5VS 23,31,32,36,38,48,50,51,56,57,63,80,91

<Variant Name>

ASUS Title : CRT & TV-Out Engineer:

Size	Project Name	Rev
Custom	F8Va	1.0
Date:	Tuesday, October 07, 2008	Sheet 48 of 94

5

4

3

2

1

D

D

C

C


B

B


A

A


<Variant Name>

		Title : DVL*****
ASUSTeK COMPUTER INC		Engineer:
Size B	Project Name F8Va	Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 47 of 94



Close to HDMI CON(ESD Protection) 10 Ohm for compensate layout impedance




HDMI CON






Must be short for ESD diode IC layout



keep the position for EMI or ESD issue.



DDPC_CTRLDATA Strapping:(Port C)
Low = No HDMI/DP (default)
High = HDMI/DP



SDVO_CTRLDATA Strapping:(Port B)
Low = No SDVO/HDMI (default)
High = SDVO/HDMI

ASUS		Title : HDMI	
ASUSTAY COMPUTER INC. NBS		Engineer: Wing Cheng	
Site	Project Name		Rev
Custom	F8Va		1.0
Date:	Tuesday, October 07, 2008	Sheet	48 of 94

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title :
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Wing Cheng</i>
Size	Project Name	Rev
A	F8Va	1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>49</u> of <u>94</u>

5

4

3


2

1

FAN & THERMAL CONTROLLER

For Penryn CPU:
 1st source: 06G023096010 TEMP.SENSOR G780P11U SOP-8 GMT
 2nd source: 06G023026012 TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM

MAXIM suggestion:
 C5002 2200pf (11G232122214030)
 R5002 200ohm (10G212200014030)
 GMT suggestion:
 C5002 2200pf (11G232122214030)
 R5002 200ohm (10G212200014030)



Check Thermal policy


<Variant Name>

ASUS Title : FAN & THERMAL

ASUSTeK COMPUTER INC. Engineer:


Size	Project Name	Rev
B	F8Va	1.0
Date: Tuesday, October 07, 2008		Sheet 50 of 64

SATA HDD CON







LAYOUT NOTE:
 Two Strobes : Matched within 100 mils of each other
 D[0:15] : Matched within +/- 450 mils of two strobes

SATA ODD CON




ASUS Title : HDD & ODD
 ASUSTeK COMPUTER INC. Engineer:
 Size Project Name
 Custom **F3Va**
 Date: Tuesday, October 07, 2008 Sheet 11 of 14

- +3VS O 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,46,48,50,53,55,57,62,63,70,80,91,92
- +5VS O 23,31,32,36,38,46,48,50,56,57,63,80,91
- +5V O 9,44,52,56,57,68,70,91



<Variant Name>

ASUS		Title : USB/SUB PCB	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008	Sheet	02	of 04



Kedron Rev 0.5
 1) Pin 20: Kedron internal pull high-110K
 2) Pin 37, 43: GND at Kedron
 3) pin 40: NC at Kedron


Windigo spec Rev 1.1
 1) utilize USB 2.0 interface (12Mb/S) only
 2) pin 39, 41 : +3.3V at Windigo
 3) pin 1, 7, 11, 13, 22, 23, 25, 30, 31, 32, 33 : NC at Windigo
 4) Windigo dont use +1.5V
 5) pin 24: +3.3V at Windigo

ROBSON Rev 0.9
 1) Pin 1, 24, 30, 32, 36, 38: NC at Robson


+1.5VS 4, 14, 20, 21, 23, 29, 43, 57, 70, 82
 +3V 6, 21, 32, 35, 43, 44, 45, 56, 57, 61, 62, 91
 +3V 3, 6, 7, 8, 11, 14, 15, 20, 21, 22, 23, 24, 25, 29, 30, 31, 33, 36, 38, 40, 41, 42, 43, 45, 46, 48, 50, 51, 55, 57, 62, 63, 70, 80, 91, 92

ASUS		Title : MINI CARD	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	59 of 94


		Title : BLANK	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet	54 of 54




N058. F8Va PR



Super I/O



Trace Wide=40mil




Transceiver Control Truth Table

Mode 0	Mode 1	FIR_SEL	RX Function	TX Function
1	0	X	Shutdown	Shutdown
0	0	0	SIR	Full Distance Power
0	1	0	SIR	2/3 Distance Power
1	1	0	SIR	1/3 Distance Power
0	0	1	MIR/FIR	Full Distance Power
0	1	1	MIR/FIR	2/3 Distance Power
1	1	1	MIR/FIR	1/3 Distance Power

Close to U5501

ASUS Title : hDA
ASUSTeK COMPUTER INC Engineer:
 Size B Project Name **F8Va** Rev 1.0
 Date: Tuesday, October 07, 2008 Sheet 55 of 94



Spendid or keyboard backlight option



- +5V5 8,9,11,14,16,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,46,48,50,51,53,55,57,62,63,70,90,91,92
- +5V 8,44,52,57,69,70,72,77
- +5V 9,13,15,19,28,30,40,49,51,57,63,90,91
- +12V5 24,33,38,45,48,57,62,70,91

ASUS		Title : LED Instant Key	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	1.0
Custom	F5Va		
Date : 2015.12.23.14.30		Sheet	34 of 34


Discharge Circuit




<Variant Name>

ASUS		Title : Discharge
ASUSTek COMPUTER INC		Engineer:
Size	Project Name	Rev
B	F8Va	1.0
Date: Tuesday, October 07, 2008		Sheet 47 of 84


<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	F8Va	1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet of 94


Title		
<Title>		
Size	Document Number	Rev
A	F8Va	1.0
Date:	Tuesday, October 07, 2008	Sheet 59 of 94



DC IN




Battery Connector



<Variant Name>


		Title : DC IN / BAT
ASUSTeK COMPUTER INC		Engineer:
Size A	Project Name F8Va	
Date: Tuesday, October 07, 2008		Rev 1.0
Sheet 60		of 94



Bluetooth Module CON


		Title : BT/CAMERA	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 61 of 94	

TPM 1.2 Module



		Title : TPM
ASUSTeK COMPUTER INC		Engineer: Wing Cheng
Size A	Project Name F8Va	Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 62 of 94

Finger Print





<Variant Name>

		Title : FingerPrinter
ASUSTeK COMPUTER INC		Engineer:
Size A	Project Name F8Va	Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 63 of 94

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARDBUS	AD19	0	F,E

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0 (low)	
SPD/TS	A0/30
SO-DIMM 1(high)	
SPD/TS	A4/34
G781-1	9A
G781(VGA board)	98

Thermal Sensor (CPU)
SM-Bus Mapping 1001100



BOM option


nGM:yellow
nPM:light red
=====

@ : no stuff for all
nGM :no stuff for A8E
nPM :no stuff for A8S
nGM1:no stuff for A8E, A8E/SR mount for debugging A8S in advance
3G :for Windigo,SIERRA MC8775V
nA8E :no stuff Irda for A8E

Support ID2:


Support ID2:
page 68,Finger print
page 55,IR
Page 56,pwr switch and LED

Thermal block diagram



<Variant Name>

ASUS		Title :	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
B	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	64 of 64



CPU

SCREW

U HOLE

SCREW

IO Board

MDC_NUT

TPM_NUT

VGA_NUT


KB_NUT

KEYBOARD


FIXED HOLE

miniCard

Title		<Title>	
Size	Document Number	Rev	
Custom	F8Va	1.0	
Date	Tuesday, October 07, 2009	Sheet	65 of 94




PIN	FUNCTION
1	Gnd
2	A+
3	A-
4	Gnd
5	B-
6	B+
7	Gnd



<Variant Name>


ASUS		Title : SUB_PCB	
ASUSTeK COMPUTER INC		Engineer:	
Size A4	Project Name F8Va	Date: Tuesday, October 07, 2008	Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 67	of 94




Camera



<Variant Name>

		Title : CAMERA
ASUSTeK COMPUTER INC		Engineer:
Size A	Project Name F8Va	Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 60 of 94

		Title : Other
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A	F8Va	1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>69</u> of <u>94</u>



NO USE (VGA_DET#)-Pin 225 226

PRSENT1#	PRSENT2#	ASIC
0	0	ATI
0	1	NVIDIA

- +1.5VS 4,14,20,21,23,29,43,53,57,82
- +3VS 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,46,48,50,51,53,55,57,62,63,60,91,92
- +5V 8,4,5,26,36,37,68,91
- +12VS 24,32,38,45,48,57,62,91

Check SUPPORTED VGA BOARD
Remove Q7001, Q7002 if is no need

ASUS Title: MXM CON
ASUSTEK COMPUTER INC Engineer:
Size Project Name
Custom F8Va Rev 1.0
Date: Tuesday, October 07, 2008 Sheet 79 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

1

Title		
TITLE		
Size	Document Number	Rev
A3	FBVa	1.0
Date:	Tuesday, October 07, 2008	Sheet 71 of 84

D

D

C

C

B

B

A

A

Title		
TITLE		
Size	Document Number	Rev
A3	FBVa	1.0
Date:	Tuesday, October 07, 2008	Sheet 72 of 84

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

1

Title		
TITLE		
Size	Document Number	Rev
A3	FBVa	1.0
Date:	Tuesday, October 07, 2008	Sheet 78 of 84

D

D

C

C

B

B

A

A

Title		
TITLE		
Size	Document Number	Rev
A3	FBVa	1.0
Date:	Tuesday, October 07, 2008	Sheet 74 of 84

D

D

C

C

B

B

A

A

Title		
TITLE		
Size	Document Number	Rev
A3	FBVA	1.0
Date:	Tuesday, October 07, 2008	Sheet 76 of 84

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

1

Title		
TITLE		
Size	Document Number	Rev
A3	FBVa	1.0
Date:	Tuesday, October 07, 2008	Sheet 76 of 84

5

4

3

2

1

D

D

C

C

B

B

A

A

5


4


3

2

1

File		TITLE	
Size	Document Number	Rev	
A3	FBVa	1.0	
Date:	Tuesday, October 07, 2008	Sheet	77 of 84

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
B	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	78 of 94



1. For Negative offset:
 $R8047 = (3VS - VID) \times R8009 / Voffset$
 If VID = 1.05V ; Voffset = 100mV
 $R8047 = 22.6\text{ Kohm}$


2. For Positive offset:
 $R8048 = VID \times R8009 / Voffset$
 If VID = 1.05V ; Voffset = 100mV
 $R8048 = 10.5\text{ Kohm}$


08/04/26
 1.1->2.0
 for 180V over clocking


VOL_SEL	CNT1	CNT2	VID (1.05V)
X	1	0	VID+100mV
X	0	1	VID-100mV
X	0	0	VID
X	0	1	VID-100mV
X	0	0	VID

<Variant Name>


ASUS		Title : POWER_VCORE
ASUSTEK COMPUTER INC. NB		Engineer: Scott_Guey
Size	Project Name	Rev
Custom	NB1V	E.0
Date: Tuesday, October 07, 2009	Sheet	80 of 84








Variant Name: **ASUS** Title: **POWER_IO_DDR & VTT**
 ASUSTek COMPUTER INC. NB
 S817 Project Name: **N81V** Rev: 2.0
 Custom
 Date: Tuesday, October 07, 2008 Sheet: 81 of 84



<Variant Name>		
		Title : N/A
<OrigName>		Engineer:
Size	Project Name	Rev
Custom	N81V	2.0
Date: Tuesday, October 07, 2008		Sheet 84 of 84

-Variant Name-		Title : NA	
		Engineer:	
-C/PartName-	Project Name	Rev	
Size	N81V	2.0	
C			
Date: Wednesday, October 27, 2010		Sheet 05 of 04	

5

4

3

2

1

D

D

C


C


B

B


A

A


<Variant Name>		
 Title : N/A		
<OrgName> Engineer:		
Size B	Project Name N81V	Rev 2.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>86</u> of <u>94</u>



<Variant Name>

		Title : POWER_SHUTDOWN#
<OrigName>		Engineer:
Size	Project Name	Rev
Custom	N81V	2.0
Date: Tuesday, October 07, 2008	Sheet	87 of 94


POWER PATH & BAT_LEARN




AC_IN Threshold 2.048Vmax+AD_DOCK_IN > 17.44V active
 Adapter In(max) = 0.075V/Rsense(AcIn)/(VCLS/VREF)
 Resistor(AcIn) = 0.002m
 VCLS=2.541V
 => In(max)=1.5A
 => Constant Power = 11 * 4.5 = 85.5W
 => R8805=20K, R8819=30K
 Charge Current Ichg = (0.075V/Rsense(CHG))/(VCTL/0.8V)
 Resistor(CHG) = 0.002m
 VCTL= 0V => Ichg = 2.5A
 VCTL= 0.58V => Ichg = 1.4A
 Vbat = Cch * (Vbat - (VCTL * 1.8V) / 0.52)
 VCTL = 1.58V
 => Vbat = 4.2V
 Mode pin - Vinchg > 2.8V (Vbat to LDO pin) => 4 Cals
 2.0 > Vinchg > 1.6V (Reading) => 3 Cals
 0.8 > Vinchg (pin to GND) => Learning mode
 VCTL= 0.8V or DCIN = 7V ->Charger Disable
 Precharge current=150mA

BAT
 J9806
 0S 01/21
 1.1-->2.0
 (1). Delete 2 bit from layout
 (2). Add J9806

AC_BAT_SYS_INV to Inverter connect,
 Power trace =60mil(min),
 Put J9806 close to Q8800




ASUS		Title : POWER_CHARGER
ASUSTEK COMPUTER INC. NB		Engineer: Scott_Gwey
Rev	Project Name	Rev
C	N81V	2.0
Date	Issued, October 17, 2008	Page 88 of 94




<Variant Name>			
		Title : N/A	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	N81V		2.0
Date: Tuesday, October 07, 2008		Sheet	88 of 94

BATTERY IN DETECT




ADAPTER IN DETECT



+2.5VREF



11/28




<Variant Name>

ASUS		Title : POWER_DETECT	
ASUSTEK COMPUTER INC. NB		Engineer: Scott_Guey	
Size	Project Name	Rev	
Custom		2.0	
Date: Tuesday, October 07, 2009	Sheet	90	of 94

SUSC#_PWR POWER




SUSB#_PWR POWER



ASUS		Title : POWER_LOAD SWITCH	
Engineer: Scott Guey			
Size	Project Name	Rev	
Custom	N81V	2.0	
Date: Tuesday, October 07, 2008	Sheet	91	of 94

POWER GOOD DETECTOR


Request form EE, to verify reboot or shutdown issue



<Variant Name>		
		Title : POWER_PROTECT
<OrigName>		Engineer: Scott_Guey
Size	Project Name	Rev
Custom	N81V	2.0
Date: Tuesday, October 07, 2008	Sheet	82 of 84




FOR POWER TEST



<Variant Name>

		Title : POWER_SIGNAL	
<OrigName>		Engineer: Scott_Guey	
Size	Project Name	Rev	
Custom	N81V	2.0	
Date:	Tuesday, October 07, 2008	Sheet	83 of 84



	PM	GM
+12V	(10mA)	(10mA)
+12VS	(10mA)	(10mA)
+3VSUS	(1.245A)	(1.245A)
+3V	(2.95A)	(2.95A)
+3VS	(4.34A)	(3.85A)
+5VSUS	(0.01A)	(0.01A)
+5V	(3.1A)	(2.6A)
+5VS	(5.58A)	(5.58A)
+5VA	(1.5mA)	(1.5mA)
+3VA	(0.13A)	(0.13A)
+1.5VS	(7.65A)	(4.47A)
+VCCP	(9.5A)	(17A)
+1.8VS	(0.6A)	(0.2A)
+1.8V	(9.63A)	(9.63A)
+0.9VS	(3A)	(2A)
+VCORE	(38A)	(38A)
+NVDD	(12.7A)	
+FBVDDQ	(3.6A)	
+1.1V_VGA	(3.23A)	
+3V_VGA	(0.6A)	
+5V_VGA	(10mA)	

ASUS Title: POWER_VCORE
 Engineer: Scott_Guey
 Project Name: N81V
 Date: Tuesday, October 19, 2005
 Page 41 of 41