


# A7V8X

Revision : 1.04



版本: R1.04

RD: 鄭明達

日期: 91.8



ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

PAGE: 3

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

PAGE: 5

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

PAGE: 3

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC

ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator

INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER

L1 : Component (S1)
L2 : GND
L3 : VCC
L4 : Component (S4)

ATX Power

+5VSB	+12V
+3.3V	-5V
+5V	-12V

CPU DC/DC


ST L6917B	INPUT      OUTPUT
+12V	+1.85V-1.1V

System Regulator


INPUT	OUTPUT
+5VSB	+3VSB
+3V	+1.8V
+3V	VDDQ
+3V	+3V_DUAL
+3VSB	+3V_DUAL
+3V_DUAL	+2.5V_DUAL
+2.5V_DUAL	VTT_DDR

PCB LAYER


L1 :
------





## CLOCK Buffer




## ATX POWER




## +3VSB





## +3V\_DUAL



## +2.5V\_DUAL




## VTT\_DDR




<Core Design>



ASUS		Ti	SYSPWR
<OrgName>		Engineer:	Lister Chiou
Size	Project Name		
A3	A7V8X		
Rev 0.1	Date: V.E. - 11/19/2002		
Sheet 3 of 38			








excaliber@mail.com



























V104	V101	V102	V103	VCCSB
1-2	1-2	1-2	1-2	1.450V/1.825V
1-2	1-2	1-2	2-3	1.400V/1.775V
1-2	1-2	2-3	1-2	1.750V/1.725V
1-2	1-2	2-3	2-3	1.700V/1.675V
1-2	2-3	1-2	1-2	1.450V/1.425V
1-2	2-3	1-2	2-3	1.400V/1.575V
1-2	2-3	1-2	1-2	1.550V/1.525V
1-2	2-3	2-3	1-2	1.500V/1.475V
2-3	1-2	1-2	1-2	1.450V/1.425V
2-3	1-2	1-2	2-3	1.400V/1.375V
2-3	1-2	2-3	1-2	1.350V/1.325V
2-3	1-2	2-3	2-3	1.300V/1.275V
2-3	2-3	1-2	1-2	1.250V/1.225V
2-3	2-3	1-2	2-3	1.200V/1.175V
2-3	2-3	2-3	1-2	1.150V/1.125V
2-3	2-3	2-3	2-3	1.100V/1.075V OR JUMPER L855




## PANEL
























## PCI Arbiter & Clock Buffer



PCB2, PCB1-10: Channel  
PCB2, PCB1-01: Actebia  
PCB2, PCB1-11: Magazin  
PCB2, PCB1-00: Germany Magazin




















USB 2,3

The image shows the ASUS logo, which consists of the word "ASUS" in a stylized font with a blue and green gradient. To the right of the logo, there is some faint, illegible text.









Case Page




PHY-RTI 8201

Engineer: Lister Chieu

ATV8X

APPENDIX

Sheet 27 of 38



AUD +5VA

AC97 Codec

Core Det.




**Title:** AC97











Engineer: *Uster Chieu*

#### **ACTION**

A7V8X

Sheet 25 of 38








IDE1 pins 13-18:



IDE1 pins 1-12:


IDE1 pins 13-18:

IDE1 pins 1-1




- **WPCI\_USB:**  
1-3,2-4 : Wireless PCI\_USB  
3-5,4-6 : Original PCI  
reserved pin












PCI SLOT1



PCI SLOT2



PCI SLOT3



160




Title : PCI Slot


Engineer: Lister Chiu

Page 1 of 1

## LVREF\_SB



LVREF\_SB = 0.625V




## Power Up Strappings :


SA[15:16] => CPU Clock Divider			
0000	11	1000	7
0001	11..5	1001	7..5
0010	12	1010	8
0011	12..5	1011	8..5
0100	5	1100	9
0101	5..5	1101	9..5
0110	6	1110	10
0111	6..5	1111	10..5

## Strapping Information Select


- 0 : From Hardware Strapping (DEFAULT)  
1 : From Boot ROM



<Core Design>		Title : VT8235_3
<OrgName>	Project Name	Engineer: Lister Chiou
A3		A7V8X
Date: 2002.08.17	Sheet 20 of 38	Rev 0.1



A black rectangular sticker with the "ASUS" logo in white. The logo consists of the word "ASUS" in a stylized font with a registered trademark symbol, flanked by two blue diagonal bars.



<Copy Date>

六


Title: VT8235\_1


Engineer: Lister Chiou

ATV8X


17 VOLK


Sheet 13 of 36








## *DDR Termination*





### *DDR Damping Resistor*



Case Report



DOR DIMM 3

Engineer: Lister Chiou

Asustek Computer INC.

Engineer: Lister Chou

Size	Project Name
A3	

#### ACTION

卷四

A7V8X

Sheet 14 of 38

A7V8X

Sheet 14 of 38

